



## FOREWORD

The material contained in this Manual describes the Mechanical and Electronic functions of the Electronic Computers, Univac 60 & 120.

The description of the machine has been divided into sections covering; Specifications, Mechanical Description, Circuit Description, Adjustments and Preventive Maintenance.

The plate drawings associated with each section will be found immediately following the section to which they pertain. A code letter suffix has been included with the plate drawing number to indicate its associated section. When reference is made to a plate number, unless otherwise indicated by a suffix letter, that reference is made to the plate number associated with the section therein.

## ELECTRONIC COMPUTER

# UNIVAC 60 & 120

# CONTENTS

# Plate Drawing Index

General Description	Section	Α
Mechanical Description (Punch)	Section	В
Circuit Description (Computer)	Section	С
Adjustments	Section	D
Preventive Maintenance	Section	Е

Printed in U. S. A.

## ELECTRONIC COMPUTER

## UNIVAC 60 & 120

## PLATE DRAWINGS

Section -B-(Mechanical Description)

## Title

## Plate No.

Punch, Front View	1B
Punch, Rear View	2B
Punch, Cross Sectional View	3B
Motor Drive and Clutch	4 <b>B</b>
Card Feed & Card Conveyor Mechanism	5B
Sensing 180°	6B
Sensing 293°	7B
Sensing 360°	8B
Punching 180°	9B
Punching 347°	1OB
Punching 81°	11B
Terminal Boards Left Side	12B
Terminal Boards Right Side	13B
Punch Power Supply	14B
Timing Chart	15B
그는 가는 것 같은 것을 위해야 하는 것 같은 것은 것은 것을 가지 않는 것 같은 것을 것을 것 같은 것을 것을 것 같은 것을 것 같은 것을 했다.	

## Section -C-(Circuit Description)

## Title

# Plate No.

Addition and Subtraction	10
Accumulator Shift Mechanism	20
Carry Input Generator	30
Decimal Registration and Shift Operation	4c
Registration Input Generator	50
Input Circuit	60
Double Input (Alpha) Check	70
Output Decoder	8c
Storage Bit Controls	90
Storage Control.	100
Calculator Zeroize	110
Clamp Circuits	120
Minidend Registration	130
Subvisor Registration.	140
Regult to Storage	150
Proof Minidend - Storage Registration	160
TTOOT TITTTTOTTO DOOT OF A TOOT OT COTOTION ON O	100

Proof Subvisor - Subvisor Registration	170
Minidend Subtration	18C
Zero Check	190
Complementize	200
Multiplication Division Counter	210
Multiplication Process Call	220
Multiplication Process	230
Division Process Call	240
Division Process	250
ØF Multiplication - Division	260
Zero Factor - Sort and Trip	2/0
Sort 1, Set 1 and Clear	280
Select 1 Step.	290
Trip Circuit	300
Selector Relay Control	310
Test Counter	320
Voltage Abnormality Detector	330
Automatic Circuit Timer	340
Program Test Fanel Operation	320
B2 - B) Lerolze	300
AD Recovery and Decimal Control.	3/0
riugpoard control.	300
Control Ring.	290
Conditioning COT for Chifts	),10
Sign Biag	)LOC
Sign Bigg - Addition and Cubture attion	<u>р</u> 20
Minus Factor - Addition and Subtraction	Ш.C
Sign Bias - Division and Multiplication	450
(-) Storage Bit Operation	460
-40V Regulated Supply	470
Cathode Controls on CX	480
Step Trigger and Gate	490
Calculator Crank Up.	500
Power Supply Minus Voltages.	51C
Power Supply Plus Voltages	520
Punch Power Supply	530
Punch Clutch and Brake Operation	54C
Sort, Skip and Set Hold	550
Reproduce and Secondary Reproduce	56C
Calculator Front View	57C
Calculator Rear View	58C
Power Supply	590
DC Interlock Relay Assembly	600
PTP and Power Control	61C
Power Control - Upper	620
Power Control - Lower	630
Filament Transformers and Fan Motors	64C
Computer Wiring Distribution	650
STA Chassis	660
Storage Door	670
ou and 120 Field input Neons	680
Decimal Neon Mixer Board	690
Constant Neon Fanel	700
Detector Kelay Assembly	710
Restart Switch and TCK Panel	720

Chassis Removal	
Accumulator	(ACC)
Check Counter	(CCT)
Control	(CTL)
Decimal Control	(DCL)
Decimal Counter	(DCR)
Input-Output	(I0)
Keyboard Bias	(KB)
Multiplication - Division	(MD) 81C
Output Control I	(OCL1)
Output Control II	(OCL2)
Zero Factor	(ØF)
Registration Input Generator	(RIG)
Sign Bias	(SB)
STA	(STZ)
Selector Power	(SEP)
Step Control	(SCL)
Step Sequence	(SS)
Storage Control	(STL)
Test Counter	(TCR)
Voltage Abnormality Detector	(VAD)
Zeroize Control	(ZCL)
Schematic Diagram - Storage and Cont:	rol
Field Board Explanatory Drawing	••••••••••••••••••••••••••••••
Program Board Explanatory Drawing	

### Section -D-(Adjustment Figure Drawings)

Fig.PageFeed Magazine Adjustments.1D-10Dummy Cam & Pin Lock Adjustments.2D-10Tower Retract Bail & Eccentric Adjustment.3D-11Non-Restore Bail Adjustment.4D-11Set Bar Retract, Skip Interposer Eccentric & Die<br/>Section Card Stop.5D-12Card Jam & Sort Micro Switch & Shutter Fingers<br/>Adjustment.D-12Clutch & Brake Assembly, Phenolic Cams, Cam Contacts<br/>& Main Shaft Adjustments.7D-13Machine Speed, Belt Tension & Electrical SystemD-12

Adjustment...... 8 ...... D-13

### Section -E-(Preventive Maintenance)

### Plate No.

Punch Base (Front View)	lE
Punch Base (Lower Left Side)	2E
Punch Base (Lower Right Side)	3E
Upper and Lower Sensing Pin Box (Front View)	4E
Upper and Lower Sensing Pin Box (Rear View)	5E
Set Bar Section and Die Section (Front View)	6E
Set Bar Section and Die Section (Rear View)	7E
Punch Tower (Left Side)	8E
Plugboard Depressor Mechanism	9F
U 1	

June 24, 1957

## UNIVAC 60 & 120 ELECTROPIC COMPUTER CRANK UP MOTOR WIRING CHANGE FOR CONSTANT VOLTAGE TRANSPORMEN (C.V.T.) INSTALLATIONS

Incorrect operation of the Crank Up Motor has been experienced in some machines, where the Sola C.V.T. Regulator has been installed. In these machines, the Crank Up Motor Supply becomes unstable when the B Plus Switch is closed. This causes the Crank Up Motor Control Relay to occasionally drop out.

To correct this condition, the Crank Up Motor Supply Line has been transferred from the B-2 leg to the A-2 leg. The A-2 leg is more stable than the B-2 leg and shows no variation when the B-Plus Interlook Switch is opened and closed.

The wiring change necessary for transferring the Crank Up Motor Supply Line to the A leg consists of disconnecting the lead marked "F-201 Rear" from the rear terminal of Fuse F-204 and connecting this lead to the rear terminal of Fuse F-202.

Figure 1 illustrates the Calculator Crank Up Schematic showing the wiring change.

Figure 2 illustrates the Fuse Panel location and the actual wiring change.

This change should be incorporated in all Univac 60 & 120 Electronic Computers where a Constant Voltage Transformer has been installed.

TABULATING SERVICES DEPARTMENT



## ELECTRONIC COMPUTER UNIVAC 60 & 120

### Section -B-

## CONTENTS

Page

Basic Punch Operation	B-1
Basic Computer Operation	B-4
Motor Drive & Electromechanical Clutch	в-6
Card Feed & Card Conveyor Mechanism	в-6
Card Sensing Mechanism	в-8
Card Punching Mechanism	B-10
Reset Solenoid Function	B-11
Non-Reset Solenoid Function	B-11
Skip	B-11

# PLATE DRAWING INDEX

# Plate No.

Punch, Front View	1B
Punch, Rear View	2B
Punch, Cross Sectional View	3B
Motor Drive and Clutch	ųв
Card Feed & Card Conveyor Mechanism	5B
Sensing 180°	6B
Sensing 293°	7B
Sensing 360°	ÅΒ
Punching 180°	9B
Punching 347°	10B
Punching 81°	11B
Terminal Boards Left Side	12B
Terminal Boards Right Side	1 3B
Punch Power Supply	14B
Timing Chart	15B
$\mathbf{U}$	

Printed in U. S. A.

### Fig. B1

The Punch is divided into four basic sections: Feed, Sensing, Punching, and Receiving and the cards progress through the Punch in that sequence.

Three cycles are required to move the card from the Feed Magazine to the Receiving Magazine:

- 1. Feed Cycle
- 2. Sensing Cycle
- 3. Punching and Eject Cycle

The Feed section is located at the front of the machine and is composed of a Feed Magazine and components necessary to move the card into the Sensing Section. The cards are placed in the Feed Magazine in a pre-arranged sequence. The time at which the card is to be fed from the Feed Magazine is controlled by Base Timing. The normal stopping position of this Punch is between 268° and 275°. The card is moved out of the Feed Magazine by the Picker Knife. This knife pushes against the trailing edge of the card and the leading edge of the card is pushed between a rotating set of rolls called Feed Rolls. The card is then pulled by the Feed Rolls and moves through these rolls into the second section called the Sensing Section. The Picker Knife in the Feed Magazine returns once the Feed Rolls control the card movement.

The card enters the Sensing Section between a set of plates which are referred to as the Sensing Card Chamber. The Sensing Card Chamber contains Intermediate Feed Rolls which keep the card in motion when the card leaves the Feed Rolls. The motion of the card is stopped by a cam operated mechanism referred to as a Card Stop. The Sensing Card Chamber is located between two sets of Pin Boxes. Below the Sensing Card Chamber is the lower Sensing Pin Box which is cam raised and lowered. Above the Sensing Card Chamber is the Upper Sensing Pin Box and Sensing Switch Pin Box which are fixed. At the time the card enters the Sensing Card Chamber the Lower Sensing Pin Box is in an upward movement toward the Sensing Card Chamber. The machine requires one Base Cycle, 360° to move the card from the Feed Magazine into the Sensing Card Chamber against the Card Stop with the Lower Pin Box Pins just shy of contacting the card.

The second cycle of the base allows the Lower Sensing Pin Box to sense the Card located in the Sensing Card Chamber. The lower Sensing Pin Box contains a pin for each possible hole in the card, 540, and wherever a hole is present in the card, the pin proceeds on through the hole. Where no hole is present, the pin is depressed. The Lower Sensing.Pin Box continues to rise and the selected pins contact pins in the Upper Sensing Pin Box. The contacted pins in the Upper Sensing Pin Box are elevated sufficiently to be locked in this elevated position. The Lower Sensing Pin Box having reached its up limit starts down.

The elevated Upper Sensing Pins contact pins in the Sensing Switch Pin Box and the movement of the Sensing Switch Pins close switches which can be used in an electrical circuit. The information punched in the card is now retained in the Upper Sensing Pin Box and Sensing Switch Pin Box.

The Lower Sensing Pin Box having sensed the card returns to its low limit. After the pins in the Lower Sensing Pin Box have receded below the card, the Card Stop is opened. The Intermediate Feed Rolls move the card into another set of Feed Rolls.

These rolls move the card out of the Sensing Card Chamber to allow the next card to enter. The card is moved by the Feed Rolls into the Punching Chamber which is located in the Punching Section. The card reaches the Card Stop and its motion is stopped at the end of the second Base Cycle.

The third Base Cycle is the Punching Operation at which time information is punched into the card.

The card is now in the Punching Chamber directly below the Die Section. The Die Section contains the 540 punches required to punch the holes in the card. Above the Die Section is another form of Pin Box called the Set Bar Section. The pins in the Set Bar Section push the Punches through the card when the Set Bar Section is lowered. Above the Set Bar Section is the Tower. The information in the Tower is set up in the Set Bar Section.

The Tower receives its information from an external source which energizes Actuators. The energized Actuators limit a Rocker Arm to condition a Rod within the Tower in a Set Up Operation.

The third Base Cycle starts with the card resting against the Card Stops in the Punching Chamber. The Set Bar Section moves up to read the set up in the Tower. The Tower set up locks down pins in the Set Bar Section before the Set Bar Section moves down to perform the Punching Operation. The locked down pins in the Set Bar Section contact the Punches in the Die Section and the downward motion of this Set Bar Section forces the contacted Punches through the card.

The Set Bar Section reaches its down limit and returns upward. The Punches are stripped from the card, the Card Stops open and the card is moved by action of the Intermediate Feed Rolls.

The Intermediate Feed Rolls move the card into another set of rolls called Eject Rolls. The Eject Rolls move the card onto the Receiver Bed where the card is deposited into a Receiving Magazine at the end of the third Base Cycle.



#### BASIC COMPUTER OPERATION

### Fig. B2

The start of calculation originates in the Punch. The Start Cam in the Punch closes, and if a card is present in the Sensing Section, a signal is sent to Step Control in the Computer to start calculation. The Computer has a capacity of 40 Program Steps. Each Program Step performs one mathematical process. The signal from Step Control goes to the Plugboard to start the proper step and also causes the Computer to be zeroized.

The proper step is chosen and the Step Sequence signal reads the Plugboard to determine what factors are to be used in the calculation. Each Program Step performs a mathematical process on two factors called Minidend (M<sup>t</sup>d) and Subvisor (S<sup>t</sup>r). The M<sup>t</sup>d and S<sup>t</sup>r can be a Card Field, Constant, Storage or any combination of the three. The selection of the M<sup>t</sup>d and S<sup>t</sup>r is made on the Plugboard.

The completion of the Zeroize Operation starts the Control Circuits in operation. The Control Circuits select one factor at a time. The selected factor has its decimal and 90 Column Code numerical value conditioned. The decimal value is used to control shifts. The numerical value is entered into the Input Decoder. The Process controlled Sign Bias, Add or Subtract, together with a cycle of RIG will register the decoded value into the Accumulator.

The Result is developed in the Accumulator. The value in the Accumulator is decoded through the Output Decoder. A signal from the Control Circuit will then place the decoded Accumulator Value into a selected Storage.

The value in Storage represents the result of the calculation. This Storage value is now used in the Proof Process to check the Computer operation. A correct calculation results in a Zero Check. The Zero Check releases the signal to Step Control to proceed into the next Program or Function step. The answer of a Program Step may be positive or negative so the Plugboard controls the Program Step selection depending upon the sign of the answer.

The Function Steps can be used in lieu of a Program Step. Function Steps can operate Selector Relays, energize Tower Actuators via Storage, Clear Storage, enable sorting to occur on a Card Feed or cause the Punch to cycle. The choice of which operation is to occur is controlled by the Plugboard via the Step Sequence. The Trip signal to the Punch indicates completion of calculation for one card.

B-4



#### MOTOR DRIVE AND ELECTROMECHANICAL CLUTCH

### Plate 4B

The source of all mechanical power is the Motor A-95. The Motor A-95 is a 230 volt, 1/3 H. P. constant speed motor which is mounted to a Cradle. The Cradle Extension and a bracket mounted on the side frame, together with a pin, form a hinge by which the Motor A-95 is fastened to the machine.

A clearance hole in the bracket permits the Adjusting Screw A-96, together with its Lock Nuts, to provide a sufficient drive belt tension. The Motor A-95 is controlled by the Motor Switch on the Operators Panel. The Motor Pulley and Flywheel A-97 are mounted on the Motor Shaft and control the machine speed.

The "V" Belt A-98 conveys the Motor Shaft rotation to the Clutch Pulley A-99. The Clutch Pulley A-99 is free floating on the Clutch Shaft A-102 which is coupled to the Line Shaft A-100. The Clutch Armature Disc A-101 is driven by the Clutch Pulley A-99 by means of the Spline A-103. The Clutch Coil A-104 is fixed to the frame but the Clutch Field Plate A-105 is keyed to the Clutch Shaft A-102. The Clutch Coil A-104 is energized by a 70 volt supply. The energized Clutch Coil A-104 creates a magnetic field in the Clutch Field Plate A-105 which causes the Clutch Armature Disc A-101 to adhere to the Clutch Field Plate A-105. The rotation of the Clutch Armature Disc A-101 will now cause the Clutch Field Plate A-105 to also rotate. The Clutch Field Plate A-105, being keyed to the Clutch Shaft A-102, causes the Clutch Shaft A-102 and Coupled Line Shaft A-100 to rotate. The control of the 70 volt supply to the Clutch Coil A-104 is shown on Plate 54C.

The rotation of the Clutch Shaft A-102 and Coupled Line Shaft A-100 is stopped by the operation of the Brake. The Brake is applied whenever the Clutch Coil A-104 is de-energized. The Brake Armature Disc A-109 is driven by the Spline A-108 which is keyed to the Clutch Shaft A-102. The Brake Coil A-106 and Brake Field Plate A-107 are fixed to the frame. The Brake Coil A-106 is energized by a 70 volt supply. The energized Brake Coil A-106 creates a magnetic field in the Brake Field Plate A-107 which causes the Brake Armature Disc A-109 to adhere to the Brake Field Plate A-107. The fact that the Brake Field Plate A-107 is fixed will stop the rotation of the Brake Armature Disc A-109. The Brake Armature Disc A-109, being keyed to the Clutch Shaft A-102, will stop rotation of this shaft and the Coupled Line Shaft A-100, causing the Punch to stop. The control of the 70 volt supply to the Brake Coil A-106 is shown on Plate 54C.

#### CARD FEED AND CARD CONVEYOR MECHANISM

### Plate 5B

The Card Feed and Card Conveyor Mechanism consists of the Feed Magazine, Front Feed Rolls, Sensing Card Chamber Intermediate Feed and Pressure Rolls, Feed and Eject Rolls, Punching Card Chamber Intermediate Feed and Pressure Rolls, Eject Rolls, and Card Receivers.

The Tabulating Cards are placed in the Feed Magazine A-1. The feeding of the cards from the Feed Magazine is controlled by the cam driven Card Feed Slide A-9. The Card Feed Cam A-2 is located on the Front Main Shaft A-3. Card feeding begins with the rotation of the Card Feed Cam A-2. The Cam Follower Arm  $A^{-1}$  is held against the perifery of the Card Feed Cam A-2 by the Tension Spring A-16. The movement of the Cam Follower Arm A-4 is conveyed to the Card Feed Shaft A-7 through Link A-5 and Arm A-6. The Card Feed Arm A-8 is attached to the Card Feed Shaft A-7. The motion of the Card Feed Arm A-8 is conveyed to the Card Feed Slide A-9 by the Card Feed Link A-10. The movement of the Card Feed Slide A-9 causes the Picker Knife A-11 to move the bottom card in the Feed Magazine A-1 between the Throat Knife A-13 and Throat Block A-12. The Picker Knife A-11 on the Card Feed Slide A-9 moves the card between the Front Feed Rolls A-14 and A-15 grasp the card and the Card Feed Slide A-9 is returned by action of the Card Feed Cam A-2.

The Front Feed Rolls A-14 and A-15 continue the card movement into the Intermediate Feed Rolls A-17 and Pressure Rolls A-18 located in the Sensing Card Chamber. The Intermediate Feed Rolls A-17 and Pressure Rolls A-18 force the card against the closed Sensing Card Chamber Card Stop A-19. The Intermediate Feed Rolls A-17 skid on the bottom surface of the card to hold the card against the Sensing Chamber Card Stop A-19. The sensing of the card takes place at this time.

The Sensing Card Chamber Card Stop A-19 opens after the card has been sensed. The Intermediate Feed Rolls A-17 and Pressure Rolls A-18 move the card into the Feed Eject Rolls A-20 and A-21. The Feed Eject Rolls A-20 and A-21 move the card into the Intermediate Feed Rolls A-22 and Pressure Rolls A-23, located in the Punching Card Chamber. The Intermediate Feed Rolls A-22 and Pressure Rolls A-23 force the card against the closed Punching Chamber Card Stop A-24. The Intermediate Feed Rolls A-22 skid on the bottom surface of the card to hold the card against the Sensing Chamber Card Stop A-24.

The Punching Card Chamber Card Stop  $A-2^4$  opens after the card has been punched. The Intermediate Feed Rolls A-22 and Pressure Rolls A-23 move the card into the Eject Rolls A-25 and A-26. The Eject Rolls A-25 and A-26 move the card into the Receiver Feed Rolls A-27. The Receiver Feed Rolls A-27 allows the card to drop in the Front Card Receiver A-29 or Rear Card Receiver A-30. The card drops in the Front Card Receiver A-29 when the Front Receiver Shutter Fingers A-28 have been raised.

The cards are stacked in the Card Receiver on the Card Platform A-31. The Card Platform A-31 is mounted on Shaft A-32. Shaft A-32 is supported by the Compression Spring A-33 so that the weight of the cards on the Card Platform A-31 will compress the Compression Spring A-33 allowing the Card Platform A-31 to lower.

### CARD SENSING MECHANISM

## Plates 6B, 7B, 8B

The Card Sensing Mechanism consists of the Lower Sensing Pin Box, Sensing Card Chamber and Card Stop, Upper Sensing Pin Box and Sensing Switch Box.

Plate 6B shows the Lower Sensing Pin Box A-34 at its low limit. At this time, the Sensing Card Chamber Card Stop A-19 is open to enable a card to be released into the Feed Eject Rolls A-25 and A-26. A second card is just entering the Sensing Card Chamber. The second card continues into the Sensing Card Chamber as the Sensing Card Chamber Card Stop A-19 closes. The Card Stop Cam A-45 causes the Card Stop Mechanism A-46 to close the Sensing Card Chamber Card Stop A-19. The second card, upon reaching the Sensing Chamber Card Stop A-19, has its forward motion stopped with the Intermediate Feed Rolls A-17 skidding on the bottom surface of the card.

The Lower Sensing Pin Box A-34 is now in its upward motion. The roll on the Pin Lock Mechanism A-38 is on the high part of the Dummy Cam A-37. This position of the Pin Lock Mechanism A-38 causes the Lock Slide A-36 to be held in a retracted position so that the extrusion on the Selecting Pins A-35 are in the open portion of the Locking Window of the Lock Slide A-36.

The Lower Sensing Pin Box A-3+ in continuing to rise enables the Selecting Pins A-35 to contact the card which is held in the Sensing Card Chamber as shown on Plate 7B. From this point a Selecting Pin A-35 will either penetrate a hole in the card or be depressed where no hole exists due to the rising of the Lower Sensing Pin Box A-3+. The No Card Sensing Plunger A-40 also contacts the card and is depressed causing the Pin Lock Control Lever A-41 to release the Pin Lock Mechanism A-38 so that the roll on the Pin Lock Mechanism A-38 can follow the slope of the Dummy Cam A-37. The Pin Lock Torsion Spring A-39 enables the roll on the Pin Lock Mechanism A-38 to follow the slope of the Dummy Cam A-37. This motion of the Pin Lock Mechanism A-38 moves the Lock Slide A-36 so that the extrusion on the Selecting Pins A-35 contacting the card will be depressed below the Latch in the Lock Slide A-36. The Selecting Pins A-35 which penetrate a hole in the card will have their extrusion above the Latch on the Lock Slide A-36. Just prior to the latched Selecting Pins A-35 contacting the Set Up Pins A-43 the selection in the Upper Sensing Pin Box A-42 is retracted.

The Retract Cam A-49 operates the Retract Mechanism A-50 so that the Retract Bail A-48 retracts the Lock Slides A-44. The Lock Slides A-44, during retraction, are positioned so that the extrsuions on the Set Up Pins A-43 are free of the Latch in the Lock Slide  $A^{-1}_{-1}$ . The Compression Spring on each Set Up Pin A-43 will force these pins down so that the shoulder on the Set Pin A-43 will limit against the Cell Plate A-52.

The selected pins in the ascending Lower Sensing Pin Box A-3+ contact corresponding Set Up Pins A-43 in the Upper Sensing Pin Box A-42. The contacted Set Up Pins A-43 will be raised until the Lower Sensing Pin Box A-3+ reaches its up limit. The selected Set Up Pins A-43 will now be retained by removal of the retraction on the Lock Slides A-44. The Retract Cam A-49 operates the Retract Mechanism A-50 so that the Retract Bail A-48 is positioned to enable the Lock Slides A-44+ to move into a locking position. The tension of the Comb Spring A-51 moves the Lock Slide A-44. The extrusion on the unselected Set Up Pins A-43 will be below the Latch on the Lock Slides A-44.

Plate &B shows the selected Set Up Pins A-43 contacting and operating pins in the Sensing Switch Box A-86. A selected Set Up Pin A-43 contacts the Intermediate Sensing Pin A-87. The motion of the Intermediate Sensing Pin A-87 is transferred through

the Compression Spring A-88 and Pin Cap A-89 to raise the Contact Pin A-90. The raised Contact Pin A-90 compresses the Contact Pin Spring A-91 and operates the Contact A-92. Contact A-92 is moved to touch Contact A-93. Any additional motion is absorbed by the Compression Spring A-88. The selection in the Sensing Switch Box A-86 is entirely controlled by the Upper Sensing Pin Box A-42. The contacts A-92 and A-93 connect to a Removable Connector A-94, to complete the electrical circuits used in reading the sensed values in a card. The uses of the electrical circuit are explained in Section C.

The Lower Sensing Pin Box  $A-3^{+}$  descends to its low limit with the information from the card retained in the Upper Sensing Pin Box  $A-4^{-}2$ . The card is released from the Sensing Card Chamber when the Sensing Chamber Card Stop A-19 opens.

#### CARD PUNCHING MECHANISM

### Plates 9B, 10B, 11B

The Card Punching Mechanism consists of the Tower, Set Bar Section, Punching Card Chamber and Card Stop and Die Section.

Plate 9B shows the Punching Mechanism at the position when information to be punched is impulsed to the Actuators A-53.

There is an Actuator A-53 for each hole position of the card. Only those Actuators A-53 which represent hole positions to be punched will be impulsed. An impulsed Actuator A-53 operates the Actuator Armature A-54. The movement of the Actuator Armature A-54 releases the Interposer Assembly A-55. The Spring tension on the Interposer Assembly A-55 causes the Assembly to limit against Screw A-56. The released Interposer Assembly A-55 is now positioned in the path of the Rocker Arm A-57.

The Set Bar Section A-59 and the Tower Rod Assembly A-60 are jointly raised as shown on plate 10B. Each Tower Rod A-58 contacts a Rocker Arm A-57. The upward movement of the Tower Rod A-58 causes the Rocker Arm A-57 to pivot. The extent of motion of each Rocker Arm A-57 is governed by the position of an associated Interposer Assembly A-55. All released Interposer Assemblies A-55 will limit the motion of the Rocker Arm A-57. The Rocker Arms A-57 which have restricted motion due to a released Interposer Assembly A-55 will cause depression of its respective Tower Rod A-58 as the Set Bar Section A-59 and Tower Rod Assembly A-60 are raised.

As the Set Bar Section A-59 is raised the Retract Cam A-61 raises the Cam Follower Arm A-62 and through Links A-63 and A-64 causes the Retract Shaft A-65 to rock. The motion of the Retract Shaft A-65 forces the Retract Bail A-67 against the Lock Slides A-68. The Lock Slides A-68 are moved so that the extrusions on the Set Bar Pins A-69 are in the open portion of the window in the Lock Slide A-68. Any Set Bar Pins A-69 which had been in a latched position will be released. A Tower Rod A-58 whose upward movement was restricted will contact a Set Bar Pin A-69 causing the Set Bar Pin A-69 to be depressed. The Set Bar Section A-59 reaches its up limit and all contacted Set Bar Pins A-69 will be depressed so their extrusion is below the Latch on the Lock Slides A-68.

The Retract Cam A-61 lowers the Cam Follower Arm A-62 and through Links A-63 and A-64 causes the Retract Shaft A-65 to normalize. The Retract Shaft A-65 normalizing allows the Lock Slides A-68 to be returned by the tension of the Comb Spring A-70. The extrusions on the depressed Set Bar Pins A-69 will now be under the Latch on the Lock Slides A-68. The Set Bar Section A-59 and Tower Rod Assembly A-60 are now lowered to perform the Punching Operation as shown on plate 11B. As the Set Bar Section A-59 is lowered, the depressed Set Bar Pins A-69 contact their corresponding Punches A-75. The card to be punched is located below the Punches A-75 in the Punching Card Chamber. The Card is being held against the Card Stop A-24 by the skidding action of the Intermediate Feed Rolls A-22 on the Lower surface of the card. The descending Set Bar Section A-59 forces the contacted Punches A-75 through the card into the dies A-78. The Set Bar Section A-59 reaches its lower limit at which time all contacted Punches A-75 have penetrated the card.

Retraction of the Interposer Assemblies A-55 occurs while the punching of the card occurs. The Tower Retract Cam A-71 operates the Retract Mechanism A-72. The Retract Mechanism A-72 rocks the Retract Bail A-73. The movement of the Retract Bail A-73 causes the Interposer Assembly Restore Links A-74 to be raised. The stude on the Interposer Assembly Restore Links A-74 return the released Interposer Assemblies A-55

## to a latched position on the Interposer Armature A-54.

The Set Bar Section A-59 rises and the Stripper Plate A-77 also rises to strip the Punches A-75 from the card. The Card Stop A-24 opens to release the card from the Punching Card Chamber.

### RESET SOLENOID FUNCTION

#### Plate 11B

An additional feature of the Punch Unit is the Reproduce Operation. Reproduce is employed to transfer information from one Card Field to another in the same card or to duplicate the information from the first card into the following card or cards. Where information is to be duplicated into following cards, a mechanism is used to prevent resetting the Interposer Assemblies in the columns being punched by Reproduce. This mechanism is the Non-Restore Actuator A-79. The Non-Restore Actuator A-79 is impulsed from the card containing the information to be reproduced. The released Interposer Assembly A-55 of the Non-Restore Actuator A-79 prevents the Interposer Assembly Restore Link A-74 retract operation. The upward movement of the Interposer Assembly Restore Link A-74 is limited by the Interposer Assembly A-55 of the Non-Restore Actuator A-79. The Yield Spring A-81 absorbs the motion from the Retract Bail A-73. There is a Non-Restore Actuator A-79 for each of the 80 columns.

The Reproduce information is cleared by the Reset Solenoid A-80 operation. Whenever the Reset Solenoid A-80 is energized the Reset Bail A-82 is rocked. The motion of the Reset Bail A-82 restores the Interposer Assembly A-55 of the Non-Restore Actuator A-79 to a latched position on the Non-Restore Actuator Armature A-54. The Interposer Assembly Restore Link A-74 will now reset all Interposer Assemblies A-55.

### NON-RESET SOLENOID FUNCTION

#### Plate 11B

The resetting of all Interposer Assemblies A-55 is defeated by operation of the Non-Reset Solenoid A-83. The circuit to energize the Non-Reset Solenoid A-83 is energized when the Tower Retract Mechanism A-72 is on the low part of the Tower Retract Cam A-71. The plunger movement of the energized Non-Reset Solenoid A-83 disengages the Tower Retract Latch A-84 from the Tower Retract Mechanism A-72. The movement of the Tower Retract Mechanism A-72 caused by the Tower Retract Cam A-71 is not projected to the Tower Retract Bail A-73. The Interposer Assembly Restore Links A-74 will not be raised so any Interposer Assemblies A-55 which were released will remain in this position. The de-energizing of the Non-Reset Solenoid A-83 will enable the Tower Retract Latch A-84 to again engage the Tower Retract Mechanism A-72 for normal Tower retraction on the next machine cycle.

#### SKIP

#### Plate 10B

Card punching is defeated by operation of the Skip Solenoid A-111. The circuit to en-

ergize the Skip Solenoid A-111 is shown in Plate 55C. The Skip Solenoid A-111 is energized when the Cam Follower Arm A-62 is on the high part of the Set Bar Retract Cam A-61. The plunger movement of the Skip Solenoid A-111 pulls the Link A-112 and Skip Interposer A-113 under the Stud A-114. At this time, the Set Bar Retract Shaft A-65 is rocked holding the Lock Slides A-68 in a retracted position. The Cam Follower Arm A-62 cannot follow the perifery of the Set Bar Retract Cam A-61 since Link A-63 and Link A-64 are being retained in a retract condition by action of the Skip Interposer A-113 on the Stud A-114. The Set Bar Section A-59 is held retracted during the punching operation so no set up is maintained in the Set Bar Pins A-69. The Skip Interposer A-113 is held under the Stud A-114 until the Cam Follower Arm A-62 again is on the high part of the Set Bar Retract Cam A-61. At this time, the action of Spring A-115 restores the Skip Solenoid Plunger Link A-112 and the Skip Interposer A-113 to its normal position.















#### PARTS NOMENCLATURE







------












### ELECTRONIC COMPUTER UNIVAC 60 & 120

Section -C-

## CONTENTS

Page

BASI	C CIRCUIT DESIGNATIONS AND BLOCK CIRCUIT DIAGRAMS. Direct Coupled Amplifier Positive Pulse Amplifier Negative Pulse Amplifier Gate. Trigger. Flip - Flop. Multi-Vibrator Schmitt Trigger. A.C. Cathode Follower. D.C. Cathode Follower Block Schematic Examples.	C-1 - C-20 C-3 C-4 C-6 C-7 C-9 C-12 C-14 C-16 C-18 C-19 C-20
WORK	CIRCUITS. Electronic Accumulator. Accumulator Shift Operation. Carry Input Generator. Decimal Registration and Shift Operation. Registration Input Generator (R.I.G.). Input Circuit. Double Input Check Circuit (Alpha Input). Output Decoder. Storage.	C-21 - C-45 C-21 C-24 C-25 C-27 C-32 C-35 C-38 C-40 C-42
ADD	TION AND SUBTRACTION CONTROL CIRCUITS. Addition Process (Work Sheet). Subtraction Process (Work Sheet). Calculator Zeroize. Clamp Circuits. Minidend Registration. Subvisor Registration. Result to Storage. Proof Minidend - Storage Registration. Proof Subvisor - Subvisor Registration. Minidend Subtraction. Zero Check.	C-46 - C-71 C-46 C-51 C-54 C-56 C-57 C-59 C-61 C-63 C-63 C-65 C-68

COMPLEMENTIZE CONTROL CIRCUITS	c-72 - c-78 c-72
MULTIPLICATION CONTROL CIRCUITS. Multiplication Process (Work Sheet). Multiplication-Division Counter. Multiplication Process Call. Multiplication Process. Sign Computation.	C-79 - C-93 C-79 C-87 C-87 C-88 C-93
DIVISION CONTROL CIRCUITS. Division Process (Work Sheet). Division Process Call. Division Process.	C-9+ - C-109 C-9+ C-102 C-104
ZERO FACTOR CONTROL CIRCUIT Zero Factor Sort or Stop (N $\div \emptyset$ or $\emptyset \div \emptyset$ )	C-110 - C-118 C-110 C-117
FUNCTION CIRCUITS Output Chassis #1 and #2 Selector Relay Control	C-119 - C-124 C-119 C-124
<pre>INTEGRATED CIRCUITS. Test Counter. Voltage Abnormality Detector. Automatic Circuit Timer. Program Test Panel (P.T.P.). B2 - B5 Zeroize. KB Recovery and Decimal Control. Plugboard Control. Control Ring. Process Control. Conditioning CCT for Shifts. Sign Bias-Addition and Subtraction. Minus Factor - Addition and Subtraction. Sign Bias-Division and Multiplication. (-) Storage Bit Operation. -140V Regulated Supply. Cathode Controls on CX. Step Trigger and Gate. Flip - Flop Delays. Calculator Crank-Up. Power Supply Voltages. Punch-Clutch and Brake Operation. Sort - Skip and Set Hold. Reproduce and Secondary Reproduce. Power Control. Computer Wiring Distribution.</pre>	C-125 - C-170 C-125 C-127 C-129 C-130 C-133 C-134 C-138 C-138 C-139 C-141 C-143 C-1443 C-1443 C-1445 C-1443 C-1445 C-1445 C-1445 C-1445 C-1445 C-1445 C-1445 C-1445 C-1445 C-150 C-150 C-152 C-152 C-153 C-153 C-155 C-159 C-160 C-163 C-167 C-169 C-170
ALPHA STAGE INDEX	C-171 - C-176

## PLATE DRAWING INDEX

## Plate No.

Addi	tion and Subtraction	1C
Accur	mulator Shift Mechanism	20
Carry	y Input Generator	30
Decir	mal Registration and Shift Operation	4C
Regi	stration Input Generator	5C
Input	t Circuit	60
Doub	le Input (Alpha) Check	7C
Outpu	ut Decoder	8c
Store	age Bit Controls	90
Stora	age Control	10C
Calci	ulator Zeroize	110
Clam	p Circuits	120
Mini	dend Registration	130
Subv	isor Registration	14C
Resu	lt to Storage	15C
Proot	f Minidend - Storage Registration	16C
Proof	f Subvisor - Subvisor Registration	170
Minia	dend Subtraction	18c
Zero	Check	190
Comp	lementize	200
Mult	iplication Division Counter	210
Mult	inlication Process Call.	220
Mult.	inlication Process	220
Divi	sion Process Call.	2,50
Divi	sion Process	250
OF M	hiltiplication - Division	260
Zero	Factor - Sort and Trin	200
Sort	T Set I and Clean	220
Sele	at T Sten	200
Trin	Circuit	200
Solo	ator Belev Control	210
Toot	Counter	320
Volt	age Abnormality Detector	330
Autor	matic Circuit Timer	JUC
Prog	ram Test Panel Operation.	350
R2 -	B5 Zerojze	360
KB R	ecovery and Decimal Control	370
Plug	board Control.	380
Cont	rol Bing.	200
Proce	ess Control	40C
Cond	itioning CCT for Shifts	410
Sign		120
Sign	Bias - Addition and Subtraction	120
Minu	s Factor - Addition and Subtraction	ш <u>с</u>
Sign	Bias - Division and Multiplication	LTC
(_)	Storage Bit Operation	4AC
	Regulated Supply.	100 170
Cath	ade Controls on CX	LAC
Ston	Trigger and Cate	LOC
Cela	ulaton Chank IIn	500
Potro	n Cupply Minua Voltagea	510
Porto	n Cupply Plus Voltages	500
T OM61	T ORDITA LIRE ANTORAGE	120

Punch Power Supply	53C
Punch Clutch and Brake Operation	54C
Sort, Skip and Set Hold	55C
Reproduce and Secondary Reproduce	56C
Calculator Front View	570
Calculator Rear View	58C
Power Supply	590
DC Interlock Relay Assembly	600
PTP and Power Control	610
Power Control - Upper	620
Power Control - Lower	630
Filament Transformers and Fan Motors	64.0
Computer Wiring Distribution	650
STA Chassis	66C
Storage Door	670
60 and 120 Field Input Neons	680
Decimal Neon Mixer Board	69C
Constant Neon Panel	700
Selector Relay Assembly	710
Restart Switch and TCR Panel	720
Chassis Removal	730
Accumilator ACC	7/.0
Check Counter CCT	750
Control CTL	760
Decimal Control DCL	770
Decimal Counter DCR	780
Input Output IO	700
Kowhoord Bigg	800
Multiplication Division MD	81C
Output Control T	820
Output Control II	820
Zone Fester	0,0
Registration Input Concreten PTC	040 050
Cian Diag	0/0
	000
Colector Deven	010
Selector rower	000
	090
Ctomore Control	900
	910
Voltana Aluannalita Detactor	920
Voltage ADDORMALLUY Devector	720
Cohemotic Diagram Storage and Control	740
Field Deard Furlantony Drawing	770
Presu Doard Explanatory Drawing	700
rrogram Board Explanatory Drawing	970

Printed in U. S. A.



# FIGURE A BASIC CIRCUIT DESIGNATIONS AND BLOCK SCHEMATIC DIAGRAMS

1. Cage type designation:

- A) Letters represent a general cage type and the number represents a variation of the general cage type.
- B) Letter definitions:

LETTER	STAGE	NOTES
A	Pulse Amplifier	Grid return to -15 Volts unless otherwise specified.
C	A.C. Cathode follower	
<b>D</b>	D.C. Amplifier	Divider return to -150 Volts unless otherwise specified.
E.	Flip-Flop	
G	Gate	Divider return to -150 Volts unless otherwise specified.
K	D.C. Cathode follower	Divider return to -150 Volts unless otherwise specified.
	Limiter	
M	Multi-Vibrator	

R		Regulator Type								
RC		MISC.	ېنې د .	Any cage not types.	t defined 1	р <b>у</b> о	ther	r cage		
S		Schmitt Trigger								
Т		Trigger								
X				Designates - cage.	tube with n	no a	ssoc	eiated		
(-	)	A (-)-1		Designates 1	unused cage	se	ctic	on.		
С.	Combination of	letter denotes combin	natio	n of various	cage type	3.				
	1. 2. 3. 4. 5.	G G - Double Gate D A - D.C. and A.C. L (-) - Single Limite (-) A - Single A.C. A S - Schmitt Trigg	. Amp er Ampli ger	lifier fier					9. 	
D.	Left letter de	signates section of ca	age u	sed with lef	t tube sec	tion	•			
E.	Right letter designates section of cage used with right tube section.									
F.	Single letter	with (-) designates ca	a <b>ge</b> d	esign to be	used with ]	nalf	sec	ction of	tube	
G.	Single letter tion.	designates both sectio	on of	cage and tu	be are used	d fo	ra	single fi	unc-	
н.	Left and right	sections of tubes are	e def	ined as foll	ows:					
	TUBE		LEFT	SECTION	R	IGHT	SE	CTION		
	TYPE		G K	РН	G	K	Ρ	H		
	5964		6 7	1 4	5	7	2	3		
	6AL5		- 5	í 2 4	-	1	7	3		
I.	Grid Resistor	Designations								
		680 Л 22 K		47 K	• 330 K (GI	VEN)				
	No S <b>y</b> mbol indi	cates a $680 \ \Omega$ Grid Res	sisto	)r.						
	A Triangle Sym	bol indicates a 22K G	rid R	lesistor						
	A Square Symbo	ol indicates a 47K Grid	d Res	sistor						

A Dot Symbol is always accompanied by the given Grid Resistor Value.



# FIGURE CI DIRECT COUPLED AMPLIFIER

The D. C. Amplifier utilizes one half of a dual triode tube and is connected as shown on Figure 1. Since the input to the grid is a resistive input, a pulse or short duration voltage change will have no effect upon the grid. Any change at the grid will be maintained for a definite length of time.

Assuming the input to the grid is low, the level of the grid is below cutoff, which will prevent any conduction between the cathode and plate. In this state, the plate potential will be +150 volts, since there is no current flow in the plate circuit and subsequent voltage drop. By raising the level of the grid to a point above cutoff, conduction will occur. With a current flow in the plate circuit and resulting voltage drop across the plate load resistor, the potential of the plate will drop to about +40 volts. Now, by lowering the grid below cutoff, the plate will rise again to +150 volts. See Figure 1 for plate levels.

The D. C. Amplifier has two stable states:

- 1. Conduction and current flow Grid high - Plate low
- 2. No conduction no current flow Grid low - Plate high



# FIGURE C2 POSITIVE PULSE AMPLIFIER

A Positive Pulse Amplifier consists of a triode tube and other components as drawn in Figure 2.

First, to analyze its normal or non-conducting state, note that its cathode is tied to ground (0 voltage). The grid is tied to -15 volts through a 150K resistor. In this state, the grid voltage is of low enough potential to suppress or repel any electron emission from the cathode.

The plate is tied to a +150 volts through a 22K resistor and, in turn, to an external circuit which it is to control. Since the grid was of sufficient potential to suppress any electron flow from the cathode to the plate, there is no electron flow in the plate circuit. At this state, the plate circuit has no current flow and the potential (voltage) is present, but inactive. A +150 volt source is located at Point A. In the Computer, the function this amplifier is to accomplish will operate only on a change of potential; therefore, the condition of the tube previously explained will be of no value to us at this time.

It is necessary to change the voltage level of the plate to make use of the tube, let us see how this is done. At Point B, a rising potential, step wave or pulse, is applied. In a condenser, an equal and opposite charge will develop when a potential is applied. This positive potential is reflected on the grid, causing its level to be positive with respects to the cathode and thereby, allow conduction to occur. The electrons now flow through the 150K resistor to the opposite side of the condenser to equalize its plates.

The plate of the capacitor on the grid side now wants to return to its original value of -15 volts; but, because of the 150K resistor in the circuit, this recovery is

delayed. This delay allows the grid to pass electrons from the cathode to the plate for a longer period of time than if the 150K resistor were not in the circuit. The electrons flowing from the cathode to the plate cause current to flow in the plate circuit. The plate is tied to +150 volts through a 22K resistor. The current flowing in this plate circuit causes a voltage drop through the 22K resistor which, in Computer tubes, drops the value at Point "A" from +150 volts to about +40 volts.

The above condition was only momentary while the condenser was attempting to equalize its plates. Eventually (time being in micro seconds) the condenser will equalize and there will be no electron flow through the 150K resistor in the grid circuit. Without this electron flow, there will be no loss of potential through the resistor and, therefore, Point <u>E</u> will return to its original value (-15). The grid is now lowered to a negative value sufficient to stop the flow of electrons from the cathode to the plate. Since there will be no electron flow through the 22K resistor to the +150 volt source at the plate, there will not be any loss of potential through it and consequently, Point <u>A</u> will rise to +150 volts.

A negative pulse or step wave at Point B will only succeed in driving the grid more negative than normal. The tube was normally cutoff so the more negative value on the grid causes no reflection at the plate. This negative pulse is said to be rejected.





LP LC AA-10 B+

# FIGURE C3 NEGATIVE PULSE AMPLIFIER

A Negative Pulse Amplifier is basically the same as the Positive Pulse type, except that its "bias point" is connected to a positive voltage source as shown in Figure 3. By connecting its grid to a positive source, conduction is maintained continuously. (The Positive Pulse Amplifier was normally non-conducting). A voltage change or pulse at Point <u>A</u> to a lower voltage than that normally applied would bring the grid to a value low enough to stop conduction. This voltage change on the grid occurs due to the electron flow through the 150K grid resistor while the condenser is attempting to equalize its plates. The loss of potential through the resistor is reflected on the grid recovery rate.

It was stated before that the tube was normally conducting, but now the grid was lowered and stopped this conduction. During its conduction range, the current flowed through the plate load resistor of 22K Ohms and caused a voltage drop.

Point B during this period will maintain a potential of about +40 volts, a drop of 110 volts through this resistor. Now with the grid value low enough to stop conduction, there will be no electron flow through the 22K resistor in the plate circuit. With no electron flow here, there will not be any voltage drop and Point <u>B</u> will rise to a +150 volts.

The condenser will eventually equalize its plates and there will be no loss of voltage through the 150K grid resistor due to no electron flow through it. The grid will now rise and allow conduction to take place. Again, there will be a loss through the plate resistor and Point B will drop to about +40 volts.



# FIGURE C4

A Gate utilizes one half of a dual triode and its internal connections are shown in Figure 4.

With the cathode connected to ground and the plate to +150 volts, it can be seen that by controlling the grid potential, conduction of the tube may be controlled. By connecting the grid to -150 volts, the tube is normally cutoff. In this state, there will be no current flow and no voltage drop across the plate load resistor which will maintain a plate level of +150 volts at Point A.

The first controlling factor applied to the grid is the input at the resistive input point. By raising the potential level at this point, the current flow through the bias resistor will cause a voltage drop across it to raise the bias point from -150 volts to about -25 volts. Since the cutoff point of the tube is about -8 volts, the grid level now is still capable of stopping any current flow from cathode to plate.

It is this resistive point that is the controlling factor of the Gate. By raising the level at the resistive point of one Gate, we may have a common pulse at the capacitive point hit a series of Gates. Since only one Gate has been conditioned, only that plate will show a pulse while all the other Gates will not have any changes reflected at their plate.

When the capacitive input receives a positive potential change at one of its plates, the opposite plate starts to charge itself. During this charging time the grid potential is raised above cutoff to about 0 volts. The combination of a high resistive input and a positive pulse at the capacitive point allows the grid to permit conduction to occur. The voltage rise caused by the charging of the capacitor will be only momentary and governed by the (R-C) resistive and capacitive component values. This means that the grid level will rise to 0 volts only for an instant then drop to -25 volts again.

This momentary change at the grid will allow conduction to take place between the cathode and plate allowing current to flow in the plate circuit. The current flow through the plate load resistor will cause a voltage drop across it, lowering the potential level of the plate to about +40 volts. Since the current will flow only for an instant, the drop across the plate load resistor will eventually decrease and the plate level will rise to +150 volts again.

- 1. Resistive point level raised causing grid to rise to -25 volts no conduction.
- 2. Pulse at capacitive point grid level raised to 0 volts. Conduction occurs.
- 3. Capacitor charging grid level gradually going more negative. - <u>Conduction still takes place</u>.
- 4. Capacitor fully charged grid level lowers to -25 volts, no conduction.
- 5. Grid level at -25 volts plate at +150 volts.



# FIGURE C5

The Trigger is a double triode tube with added circuit components to control its conduction periods as shown in Figure 5. The tube itself is under a common envelope with component parts connected to it, each independent of the other.

Each triode has its cathodes connected together, then to ground. Its individual plates are, in turn, connected to a +150 volt source through individual 20K resistors. As in any circuit, to maintain a current flow there must be a potential difference to cause the electrons to flow. In this case, there is a difference of ground (0 volts), the cathode potential, and a +150 volt source at the plate.

By referring to the circuit diagram, there are many resistors and condensers added to form what is called a Trigger. From each plate a line has been connected to a -90 volt source, through two resistors. Discarding the condenser at this time, the potential values at Points A and B can be found. A Trigger has two stable states. The first stable state is with the left triode conducting. This means that the left grid must have a positive value of about 0 volts. How is that value maintained?. A sequence of voltage changes at certain points, due to voltage loss through resistors, must be followed to find the two grid values. The left plate conducting holds the right grid below cutoff and the right side is not conducting.

1. When the left side conducts, there is current flow. This current flow, through the 20K resistor, results in a voltage drop, which will bring the plate potential to a plus 40 volt value.

- 2. Between the +40 volt plate point and the -90 volt bias point, 130 volts must be lost. If this is so, an equal amount must be lost in each resistor since their values are the same, 150K. This maintains Point B at about -25 volts.
- 3. The right grid is below cutoff, therefore, the right plate must be high, since there is no voltage drop across the plate load resistor. Two 150K resistors are in series between +150 volts and -90 volts, therefore, voltage lost will be such that Point C will maintain a level of about +30 volts. This in turn, connected to the left grid maintaining its level so that conduction will take place.

The Trigger is now in one of its stable states and will remain this way unless pulsed from some external source.

With the Trigger in this stable state, its left plate is at +40 volts and its right plate at +150 volts. These voltage levels are used to control the input point of a gate or will enable a neon to fire, showing the Trigger's position.

Assume a negative pulse is received at the input point. This pulse will create a potential difference across the condenser, which will charge it. During the charging period of both condensers, current will flow. The subsequent current flow, during the charging period of the condenser, will result in Points B and C dropping. These points will drop to a point where both grids will be cutoff. As shown in Figure 5, the more negative potential will rise sooner than that negative potential which was controlling the left grid. At point 1 on the graph, the condensers are fully charged and Points B and C will begin to recover. Point B or the right grid, had a more negative charge than Point C, or the left grid. The operation of the circuit is such that the more negatively charged condenser has a faster recovery rate.

Point B reaching cutoff causes the right plate to start conduction which causes a drop in voltage on the right divider at Point C. Therefore, before Point C could recover to the cutoff level its voltage is lowered because of conduction in the right plate circuit. The right grid, allowing conduction to take place, causes Point D to drop to +40 volts due to the current flow through the 20K plate load resistor resulting in a 110 volt drop across it. The voltage drop between Point D (+40 volts) and the bias point (-90 volts) must equal the 130 volt difference. Since both resistors are equal, the drops will be equal. The left grid is now cutoff.

A summary of the past operation will show that a pulse at the input point lowered both grid levels below cutoff. Since the most negative value had a more rapid rise than the other, the right grid allowed conduction to occur. This in turn, created a drop across the 20K plate load resistor, lowers Point D to +40 volts, which in turn, lower-ed Point C to about -25 volts. The left grid being tied to Point C is now cutoff, allowing conduction to be maintained on the right side. This is the other stable state which the Trigger will maintain.

If the input point were pulsed again, Points B and C would have the opposite values impressed upon them and result in Point C rising more rapidly. This would allow the left grid to rise and conduction would occur. The subsequent drop across the plate load resistor for the left plate would result in Point B maintaining a -25 volts. The Trigger would now be conducting on the left side and be in its original stable state.

The condensers which are connected between Points D and C and Points A and B are to create a faster reflection of any voltage changes to Points B and C. This condenser action is necessary due to the time required for a voltage to drop across the 150K resistor.

NOTE: It is also possible to trigger this circuit by a negative pulse input on the non-conducting side of the Trigger at either plate.

Only a negative pulse, or negative step wave at a capacitive point, or a negative pulse at a plate or divider point will trigger this circuit.



FIGURE C6

A Flip-Flop is a double triode tube with connected components to maintain the two triodes in different states as shown in Figure 6.

The basic principle is to cause one side (one triode) to conduct for a predetermined time while the other side (one triode) is not conducting, then the two triodes will revert back to their original condition. The time that the opposite side conducts varies with the application it is to be used for.

In the normal state of a Flip-Flop, the left plate is conducting and is of a +40 volt value due to the current flow through the 20K resistor and subsequent voltage drop across it. Due to the current flow through the 150K resistor, the potential is further decreased low enough to maintain the right grid below cutoff, the right plate is not conducting and is at a +150 volt potential. In its normal state, the right plate (right triode) is maintained at +150 volts. At the same time condenser C's plates are equalized, the +150 volts is impressed at resistor "R". Due to the small current flow from the left grid to the +150 volt supply there will be a voltage drop across "R". This drop will keep the left grid just above cutoff, maintaining the left side (left triode) conducting.

Under the above conditions the Flip-Flop is said to be in a normally stationary state, i.e. conduction between the left cathode and plate with the right side not conducting.

A negative pulse (a drop of potential to a lower value than it originally was) at the 47 uufd. condenser, will cause the plates of this condenser to become unequal. Since the opposite plate must have an equal and opposite charge, electrons must travel in an attempt to adjust the other plate. The electron flow now created will cause a

voltage drop across resistor "R" which will cause the potential applied to the left grid to drop below cutoff.

The left side is now not conducting. With the current flow through the 20K plate load resistor and 150K bias resistor extremely small, the +150 volts will raise the divider point, which in turn will raise the right grid.

The value of the right grid is now high enough to allow conduction. The electron flow between the cathode and plate now causes electron flow through the 20K plate load resistor which will cause a voltage drop across it. This will bring the right plate down to about +40 volts.

#### NOTE: The Flip-Flop has been "Kicked"

Since the condenser "C" plates now have become unequalized electrons must flow through resistor "R" in an attempt to adjust its plates. The electron flow through "R" causes the +150 volts to drop to a lower value which will in turn be impressed at the left grid bringing it below cutoff. The electron flow through "R" and the subsequent voltage drop will last only as long as it takes condenser "C" to discharge and equalize its plates.

The current flow through "R" returns the condenser to its original state and raises the left grid above cutoff. The time necessary for condenser "C" to regain its original static condition depends upon the size of "R" and "C".

Assuming condenser "C" has become discharged, there will be less voltage drop across "R" (excluding the normal grid to plate current flow) and the left grid will rise above cutoff allowing conduction to occur at the left plate. Current flow through the left plate's 20K resistor and the 150K resistor will now bring the right grid below cutoff cutting off conduction. The right plate's potential now rises to +150 volts due to no current flow. A change of +40 volts to +150 volts is now impressed at one plate of condenser "C".

Since the plates of the condenser are attempting to rise to +150 volts, the voltage drop across "R" will not be sufficient to lower the grid left grid below cutoff.

NOTE: The Flip-Flop has now "Returned"

By following the above circuit operation, the following results were obtained.

- 1. A potential drop (negative pulse) was received at the right condenser.
- 2. The left plate which was at +40 volts, stopped conducting and rose to +150 volts.
- 3. The right plate which was at +150 volts, started conducting and dropped to +40 volts.
- 4. After a predetermined time (Condenser "C" discharging rate) the above conditions reversed themselves.
- NOTE: It is also possible to trigger this circuit by a negative pulse input on the right plate or right divider point.

Only a negative pulse or negative step wave at the right capacitive point, or a negative pulse at the right plate or divider point will trigger this circuit.





## FIGURE C7 MULTIVIBRATOR

A Multi-Vibrator is designed to generate voltage variations (Square Wave Forms) at specific intervals. These square waves are the result of a plate conducting or not conducting, since a plate conducting will cause it to drop to +40 volts and a non-conducting plate will maintain a +150 volts potential.

The pulses generated are referred to as the "frequency output." This is shown by the figure below which denotes the change of voltage per second, and is governed by the R. C. (Resistive-Capacitive) components in a Multi-Vibrator.



The inoperative state of this circuit will be explained to show the various potential values at the controlling points.

With a low input, the Multi-Vibrator is considered inoperative. At the left input point a +40 volts is applied. This will hold Point B at a -30 volts, the right grid being below cutoff allows the right plate to maintain a +150 volts. Assuming the input to have been constant with Cl in a discharged state, Point C will maintain a +39 volts through the 160K shunt resistor. This will in turn hold the left grid above cutoff and allow conduction at the left plate. This current flow through the plate load resistor drops Point A to a +40 volts. Since this condition has existed for a time interval, condenser C2 is in a charged state and will have no effect upon Point B.

These are the conditions which exist when a low input is applied. The Multi-Vibrator is actually shut off.

By applying a high potential at the input point, the Multi-Vibrator will generate pulses at its designed frequency. With the input at a high potential, Point B will be raised to +30 volts which will in turn, raise the right grid above cutoff. This will create a current flow in the right plate circuit dropping Point D to +40 volts.

This change of potential on the right plate will charge condenser C1. The condenser C1 will charge to the potential now applied, and while charging, will cause a further drop across the 160K shunt resistor. Due to increased current flow and subsequent drop, Point C will lower the left grid below cutoff. Point C will maintain the left grid below cutoff as long as C1 is charging. The left plate has been cutoff and Point A rises to a +150 volts. The potential now impressed at Point A will tend to maintain Point B at a positive value through condenser C2.

Condenser C1 eventually becomes charged and the added current flow through the shunt resistor ceases, raising Point C back to a +39 volts. Since the left grid is connected to this point it will be raised above cutoff allowing conduction to occur. Current flow in the left plate circuit will cause Point A to drop to a +40 volts. This drop at Point A will be reflected upon the lower plate of condenser C2 as a 110 volt decrease. (This is the <u>equal</u> and opposite value which was changed on the upper plate). The value impressed upon the lower plate will create a current flow in its attempt to equalize itself. This current will maintain Point B at a potential sufficient to cutoff the right grid. Point B will hold the right grid below cutoff as long as condenser C2 is charging.

When the condenser C2 becomes charged Point B will rise to +30 volts and the Multi-Vibrator will revert to conducting on the right side as previously explained. The conditions described will continually change providing a high input is maintained. This will result in the changing of the right and left plates values to form a square wave output at Points A and D.





## FIGURE C8 SCHMITT TRIGGER

The Schmitt Trigger differs from the regular type Trigger in that its input point is resistive rather than capacitive as shown in Figure 8. Its input must also be main-tained at one level and since it has a resistive input, a pulse will not effect it.

This type Trigger is designed to change a slowly rising input to a sharply rising output.



The first stable condition to be considered is with a high input resulting in a high left plate and a low right plate. A low input will result in a low left plate and a high right plate.

After studying this Trigger circuit, the first stable condition will be reviewed. Assuming the input to be high, Point B will maintain a +30 volt potential. This +30 volts which controls the right grid will, in turn, allow conduction to occur at the right plate. The current flow at the right plate through the 20K plate load resistor to +150 volts, will drop Point D to about +40 volts. This drop to +40 will create a subsequent loss lowering Point C to a -28 volts. This in turn, is connected to the left grid which will cutoff the left side allowing the left plate to maintain a +150 volts.

Under the above conditions, the results below occurred.

- 1. Input high (+150 volts)
- 2. Right grid high (+30 volts)
- 3. Right plate low (+40 volts)

- 4. Left grid low (-28 volts)
- 5. Left plate high (+150 volts)

The second stable state of this Trigger will occur when the input point drops to about +40 volts. This change will drop Point B to a -28 volts which will in turn cutoff the right side.

The lowering of the right grid results in the right plate rising to a +150 volts since there is no current flow in the plate circuit and no drop across the plate load resistor. The right plate has risen from +40 to +150 volts which will charge Point C to +33 volts. The 47 mmfd condenser is inserted to reflect this change more rapidly than through the resistor. Point C rising rapidly to +33 volts will bring the left grid high enough to allow conduction at the left plate. The subsequent drop across the 20K plate load resistor will drop Point A to a +40 volts. The 22 mmfd condenser is inserted to create a sharper rise at Point B.

Under the above conditions, the results below occurred.

- Input low (+40 volts)
  Right grid low (-28 volts)
  Right plate high (+150 volts)
- 4. Left grid high (+33 volts)
- 5. Left plate low (+40 volts)
- NOTE: It is possible to trigger a Schmitt Trigger by controlling the voltage level on the right plate. Assume a voltage level of +40 volts is impressed on the right plate when the left resistive input is also +40 volts. The +40 volt level on the right plate will pull down the right voltage divider and cause the left grid to drop below cutoff resulting in a high level, +150 volts, on the left plate. This condition is similar to that which occurs when the left resistive input is high, +150 volts.



## FIGURE C9 A.C. CATHODE FOLLOWER

The A. C. Cathode Follower generally employs both sides of a duo-triode as shown in Figure 9.

In this circuit the input is capacitive and reflected on the grids. The output is reflected at the cathode instead of at the plate. The load resistor for the tube is in the cathode circuit. The tube has slightly less than unity amplification factor when used as shown. It has a low impedance output and is usually used where the output signal is to be used in many stages.

The A. C. Cathode Follower, in its stable state, has a grid control which is usually sufficient to maintain the tube cutoff. This means that Point K will maintain approximately the cathode return level.

A positive pulse or step wave applied at the capacitive point will raise the grids of the tube causing conduction to occur. The length of time the tube conducts, is controlled by the capacitive resistive components of the circuit.

When the grid is raised electron flow can occur from -90, through the 12% resistor, through the tube to the +150 supply. The current flow through the 12% resistor causes a voltage drop so that point K will rise, releasing a positive pulse at the output approximately equal in magnitude to the input voltage magnitude.



# FIGURECIO D.C. CATHODE FOLLOWER

The D. C. Cathode Follower generally employs both sides of a duo-triode as shown in Figure 10.

In this circuit, the input is resistive and reflected on the grids. The output is reflected at the cathode instead of at the plate. The load resistor for the tube is in the cathode circuit. The tube has slightly less than unity amplification factor when used as shown. This circuit is generally employed to control the cathode level of other stages. The input and output waveform is a step wave.

This Cathode Follower is controlled, at all times, by the level of the resistive input. The cathode or output is said to follow the grid level. If the grid is high the output is high and vice versa.

In the circuit of Figure 10, the IN52 germanium diode is used as a limiter. The output point cannot go below zero potential because of action of IN52. If the grid is lowered below ground, the tube stops conducting and the cathode remains at ground. When the grid is raised above ground, the tube conducts, IN52 stops conducting, and the cathode follows the grid level.

GND	- 60							
1	8 9	7						
_3	DCKI	5						
_4	RC-49	6						

A. CAGE WITH NO ASSOCIATED TUBE. B. NUMBERED CONNECTIONS TO CAGE ONLY.



A. DIODE TUBE IS USED. B. NUMBERED CONNECTIONS TO CAGE ONLY.



A. THYRATRON TUBE IS USED.

B. NUMBERED CONNECTIONS TO CAGE ONLY.

C. SG IS THE SCREEN GRID.



A. 6211 TUBE IS USED. B. NUMBERED CONNECTIONS TO CAGE ONLY.



A. 6AU5 TUBE IS USED.B. NO ASSOCIATED CAGE.C. SG IS THE SCREEN GRID.



A. 5964 TUBE IS USED.B. NUMBERED CONNECTIONS TO CAGE ONLY.

#### FIGURE CII

### BLOCK SCHEMATIC EXAMPLES

#### Standard Notations on Block Schematics

1. A small (D) in upper left corner designates a Diode Tube is used.

2. A small (T) in upper left corner designates a Thyratron is used.

3. A small (N) in upper left corner designates no tube is used.

4. All numbers on Block Schematics refer to cage pin connections.

5. Tube pin numbers are not shown on Block Schematics.

6. A number in the RP, LP or K location generally indicates a cage connection which also connects to the corresponding tube points.

7. Lack of a number in any location indicates the connection to the tube only.

8. If two leads connect to the same location, the numbered lead is the cage pin connection and the unnumbered lead is the tube pin connection.

9. Any bias return to other than standard voltage is specified at the bias position.

#### Plate 1C

The purpose of an Accumulator is to add one digit to another or subtract one digit from another. There are 22 such Accumulators in the Computer connected so as to form a ring. In other words, Accumulator 1A is connected to 2A, 2A to 3A, 11A to 1M--11M to 1A. This connection is necessary to handle the carry operation, 5 plus 7, and enable the Computer to shift the digits to different Accumulator positions.

The Accumulator does not use the 90 column code, instead a combination of  $\emptyset$ , 1, 2, 4, 6, and 8 is used. Each number is represented by a Trigger Circuit. A Trigger conducting on the right side will represent a value but when the Trigger is conducting on the left side it has no value. When the Accumulator has no value the TØ Trigger is right to so indicate.

The same Accumulator Triggers are used whether the Computer adds or subtracts. The add or subtract control within the Accumulator is the bias level of the Trigger Amplifiers. Each Trigger has its associated Amplifier, with its bias so controlled that a Trigger pulsing the Amplifier will increase the value in Addition or decrease the value in Subtraction. The Amplifier biases have a high or -15 volt level when effective and a low or -90 volt level when normal or ineffective.

The general operation of the Accumulator is to progress from Trigger to Amplifier to Trigger. In Addition, when a Trigger is pulsed left, its signal is fed through an Amplifier, add side, then to the next higher Trigger value to pull it right. In Subtraction, when the Trigger is pulsed left, its signal is fed through an Amplifier, subtract side, then to the next lower Trigger value to pull it right.

There are two ways in which a counter of the Accumulator may add or subtract. A negative pulse can be incoming on the Odd or Carry Line which denotes a value of one for each pulse. The maximum pulses incoming on this line is limited to two during one registration. The second method is by an incoming pulse on the Even Line which denotes a value of two for each pulse. The maximum incoming pulses on this line are limited to four during one registration.

The Accumulator has a value of zero when all Numerical Triggers are conducting left and the TØ Trigger is conducting right. These Triggers are conditioned by a Zeroize Pulse or Operation. In a Zeroize Operation either the right or left bias of the Trigger is raised to approximately ground while the other bias is retained at -90 volts. This will cause the Trigger to conduct on one side or the other depending upon which bias was raised. To Zeroize a Trigger on the left, the right bias of the Trigger is raised which results in raising the left grid so that the circuit conducts on the left. When the bias is returned to normal the Trigger Circuit is retained in this condition. To Zeroize a Trigger on the right, the left bias is raised which results in raising the right grid so that the circuit conducts on the right. Plate shows the Zeroize Line connected to the right bias of all Triggers except TØ which has its left bias connected. This means that all Triggers except TØ are Zeroized on the left.

#### Addition Operation

The right bias of the Amplifier stages will be raised to -15 volts by the operation

of the Sign Bias circuit, and the left bias will be retained at -90 volts. The Sign Bias circuit controls all 22 Accumulators with respect to raising the Add or Subtract Bias. This raised right bias will allow any positive pulse or step wave to pass through the right side of the Amplifiers but the left side of the Amplifiers will reject any and all pulses. The Accumulator has been Zeroized and a value of six is to be registered. A six is composed of a pulse on the Odd Line, two pulses on the Even Line, and then another pulse on the Odd Line.

The first pulse is a negative pulse on the Odd Line which hits the  $\beta$ Tl Trigger at both the RC and LC points. This will trigger  $\beta$ Tl to the right. The RP of  $\beta$ Tl goes low to the RC of Rl where it is rejected. The LP of  $\beta$ Tl goes high to the LC of Rl where it is rejected because of a low bias.

The second pulse is a negative pulse on the Even Line which hits the LC points of the  $T\emptyset$ , T8, T6, T4 and T2 Triggers. A Trigger which is non-conducting on the left is the only one which can be triggered. The TØ is triggered left by this negative pulse. The RP of TØ goes high to the RC of R2 which releases a negative pulse at its RP which, in turn, hitting the RP of T2, pulls T2 Trigger right. The high from the RP of TØ to the LC of RC is rejected because of a low bias. The negative step from the RP of T2 to the RC of R4'is rejected.

The third pulse is another negative pulse on the Even Line which hits the LC points of  $I\emptyset$ , T8, T6, T4, and T2. This time T2 Trigger is non-conducting on the left so the Trigger is pulled left. The RP of T2 goes high to the RC of R4 which releases a negative pulse from its RP to the RP of T4, pulling T4 right. The negative step from the RP of T4 to the RC of R6 is rejected as is the high from the RP of T2 to the LC of R $\emptyset$ .

The final pulse is another negative pulse on the Odd Line. Trigger otin T was right when this pulse occurs, so hitting otin T at the RC and LC points triggers otin T left. The LP of otin T goes low to the LC of Rl and is rejected. The RP of otin T goes high to the RC of Rl and is rejected. The RP of otin T goes high to the RP of Rl is releasing a negative pulse at the RP of Rl. This negative pulse from the RP of Rl is released on the Even Line and, as before, hits the LC of all Triggers. Trigger T4 is on the right so the negative pulse to its LC point returns T4 left. The RP of T4 goes high to the RC of R6 releasing a negative pulse from the RP of R6 to the RP of T6, triggering T6 right. The high from the RP of T4 to the LC of R2 is rejected because of low bias.

At the completion of the 4 pulses all Triggers are left except T6 which is right to indicate a value of 6.

#### Subtraction Operation

The left bias of the Amplifiers will be raised to -15 volts and the right bias will remain at -90 volts by the operation of the Sign Bias circuit. This raised left bias will allow any positive pulse or step wave to pass through the left side of the Amplifier but the right side of the Amplifier will reject any and all pulses. The Accumulator, for example, has a value of six, T6 right, and the Computer is going to subtract 3. A 3 is composed of a pulse on the Even Line then a pulse on the Odd Line.

The first negative pulse is released on the Even Line to the LC point of TØ, T2, T4, T6 and T8. The only Trigger non-conducting on the left is T6 so this negative pulse at its LC point will pull T6 left. The RP of T6 goes high to the LC of R4 which releases a negative pulse at the LP of R4 to the RP of T4, pulling T4 right. The high from the RP of T6 to the RC of R8 is rejected because of a low bias.

The next and last pulse is a negative pulse on the Odd Line. This pulse is applied to the RC and LC point of  $\not$ Tl to pull it right. The RP of  $\not$ Tl going low to the RC of Rl is rejected. The LP of  $\not$ Tl goes high to the LC of Rl releasing a negative pulse from the LP of Rl onto the Even Line. This negative pulse on the Even Line hits the LC point of T $\not$ , T8, T6, T4 and T2. Trigger T4 is right so the negative pulse at its LC point will pull T4 left. The RP of T4 goes high to the LC of R2 releasing a negative pulse from the LP of R2 to the RP of T2, pulling Trigger T2 right. The high from the RP of T4 to the RC of R6 is rejected because of a low bias.

The Computer has now subtracted a value of 3 from a value of 6. The Accumulator has Trigger T2 and Trigger  $\emptyset$ T1 on the right for a total of 3.

#### Accumulator Overcarry Operation

An overcarry occurs when:

- 1. Accumulator exceeds 9 in Addition.
- 2. A number is subtracted from zero.
- 3. A number is subtracted from a smaller number.

An overcarry in an Accumulator is present when the TC Trigger is right. This TC Trigger is pulled right when T8 returns left in Addition or TØ returns left in Subtraction. In either case the pulse from the plate of RC will kick Trigger TC right. The Overcarry Condition is not corrected at the instant it occurs, but rather, after all pulses required to register a number from zero to nine have been generated.

The LP of TC goes high to the RI of AC, DC Amplifier, causing its RP to go low to the LI of CB. The RP of CB goes high opening the right side of Gate CX to condition for carries. All the AC stages, except 11A and 11M, have their right plates connected to the LI of CB so that the Computer cannot tell where the carry is needed. As shown on plate 3, the carries are released to all 22 TC triggers LC point. Whichever TC Trigger or Triggers are right will be returned left by the Carry Pulse from the plate of CA. The return of the TC Trigger to the left will do two things:

- 1. LP of TC returns low to the RI of AC to stop the call for carries from that Accumulator.
- 2. RP of TC returns high to the LC of AC releasing a negative pulse from the LP of AC which goes to the Odd and Carry Input Line of the next higher order adjacent Accumulator, 1 to 2, 2 to 3, etc. This negative pulse on the Odd and Carry Input Line will either add one or subtract one from this Accumulator depending upon which Sign Bias is high at the time.

#### ACCUMULATOR SHIFT OPERATION

#### Plate 20

The purpose of the Accumulator Shift Operation is to shift a value from one Accumulator to another, shifting from 1A toward 11M. Shifting is necessary to place numbers in decimal alignment, place a digit in a specific Accumulator or shift a number a predetermined number of Accumulator positions.

The Shift Pulses are originated in the Decimal Counter as shown on plate 4. Each of the 22 Accumulator values shift simultaneously. Each of the 22 Accumulator operations are identical in theory of operation.

#### Operation

Each numerical Trigger in an Accumulator controls an associated Shift Gate. Each plate of the Trigger controls one side of a Double Gate Circuit. This means that one side of the Double Gate Circuit is always open to accept and pass a Shift Pulse. For example, assume that #1 Accumulator has a value of 4 when a shift occurs. Trigger T4 is right and all other Triggers including TØ are left. The RP of T4 is low to the LI of S4 (Gate closed). The LP of T4 is high to the RI of S4 (Gate opened). When the Shift Pulse hits Gate S4 the RP of S4 releases a negative pulse to the RP of T4 in #2 Accumulator, pulling T4 Trigger right. At the same time #1 Accumulator is shifting its value into #2 Accumulator, #11 Accumulator is shifting its value into #1 Accumulator, etc. in each of the 22 Accumulators. Trigger T2 in #1 Accumulator is left so the LP of T2 is low to the RI of S2 (Gate closed) and the RP of T2 is high to the LI of S2 (Gate open). The Shift Pulse to S2 releases a negative pulse on the LP of S2 to the LP of T2 in #2 Accumulator. If Trigger T2 of #2 Accumulator is left no change is noted but if T2 had been on the right T2 would be brought back left.

The Trigger in #1 Accumulator controls a Gate in #2 Accumulator. The resistive components of the Gate circuit are located in #1 Accumulator but the tube is in #2 Accumulator.

#### PLATE 3C

This circuit is employed whenever an Accumulator or Accumulators exceeds its capacity. Whenever an Accumulator, by Addition or Subtraction, creates a call for carry, this circuit will create Carry Pulses to enable the Accumulator to carry out to the next adjacent higher order Accumulator. This circuit can be employed in any process. Every time a cycle of RIG is required this circuit is checked automatically to see if carries are required before the control circuits can continue. If carries are required then the control circuits wait until all carries are satisfied.

An Accumulator overcarry condition is not automatically corrected as soon as the overcarry occurs. After a cycle of RIG is completed, as shown on plate 5, all Accumulators are automatically checked for overcarries. One overcarry may, upon being satisfied, create an overcarry in the next Accumulator. If such is the case the Carry Input Generator continues to run until all overcarries are satisfied.

#### Operation

Assume that no Carry Triggers (TC) are right. At the same time that the RIG1 pulse is released on the completion of a cycle of RIG:

Trigger R1 is returned left, causing its LP to go low which will trigger the Flip-Flop CD to the right for a time delay of 50 microseconds. This delay is necessary to allow the RIG1 pulse to be registered in the Accumulators.

After 50 microseconds, CD returns left and its LP will release a negative step wave to the LC point of the Negative Pulse Amplifier CDA. The LP of CDA releases a positive pulse to the RC and LC points of Gate CX which at this time is open on the left. The Gate CX has its inputs controlled by the Schmitt Trigger CB. The input to CB is controlled by the 22 TC Triggers of the Accumulators through their respective AC stage.

NOTE: Accumulators 11A and 11M do not have their AC stage connected directly to the LI of CB. The RP of AC of Accumulator 11A is connected to the LI of PS11 as shown on plate 20. The RP of PS11 is connected to the LI of P11C. The LP of P11C is connected to the LI of CB. The RP of AC of Accumulator 11M is connected to the LI of C11M as shown on plate 20. The RP of C11M is connected to the LI of CCM as shown on plate 41. The LP of CCM is connected to the LI of CB.

The negative pulse released from the LP of CX is called the CX, or Carries Satisfied, Pulse and indicates the completion of carries.

Assume that one or more of the Carry Triggers (TC) are right when the RIG1 Pulse is released indicating completion of RIG:

Trigger R1 is returned left, causing its LP to go low which will trigger the Flip-Flop CD to the right for a time delay of 50 microseconds. This delay is necessary to allow the RIG1 pulse to be registered in the Accumulators.

After 50 microseconds, CD returns left, its LP releasing a negative step wave to the LC point of CDA. The LP of CDA will release a positive pulse to the RC and LC points of Gates CX. Since there is a call for carries, the input to Schmitt Trigger CB is low. The LP of CB and LI point of CX are low. The RP of CB and the RI of CX are high. The positive pulse from CDA finds Gates CX open on the right, releasing a negative pulse from its RP.

The negative pulse from the RP of CX will pull Trigger CT to the right. The RP of Trigger CT goes low to the LI point of the DC Amplifier CMA. The LP of CMA will then go high to the LI point of the Multi-Vibrator CM, causing it to operate. The Multi-Vibrator CM, going right, sends its LP high to the LI point of DC Amplifier CA. The plates of CA will release a negative step which is sent to the LC points of all 22 TC Triggers. Any TC Triggers that are right will be returned left. The Multi-Vibrator then returns left, causing its RP to go high and read the Gate CS. Gate CS is controlled by the LP of Schmitt Trigger CB. Gate CS left input will remain low until all carries are satisfied.

The Multi-Vibrator continues to send out Carry Pulses as long as a TC Trigger is right. When the last TC Trigger returns left, Gate CS does not open soon enough to stop the Multi-Vibrator CM until one additional Carry Pulse has been released.

Multi-Vibrator CM returns left, causing its RP to go high to the LC point of Gate CS. Gate CS, having a high input at this time, passes the positive pulse releasing a negative pulse at its LP. This negative pulse hits Trigger CT and returns it left. The RP of CT goes high to:

The LI point of the DC Amplifier CMA, causing its LP to go low to the LI point of CM and shut off the Multi-Vibrator CM.

The RC point of Positive Pulse Amplifier CMA resulting in a negative pulse from its RP which is the CX Pulse indicating all carries are satisfied.

Stages SCK, SCK1, CS (right side) and CSK are used in the Test Counter operation.

#### DECIMAL REGISTRATION AND SHIFT OPERATION

#### Plate 4C

When the Decimal Locator is plugged, the Input Lines (True and Complement) have been selected and their numerical value is determined with respect to the Calc. Decimal Reference Point (6/5).

The Decimal System Code is shown in the following chart.

DECIMAL POSITION	TaC	DECIMAL INPUT					ODE COMP	LEME	NT	DECIMAL REFERENCE VALUES		
2	1	2	4	8	16	21	4 <sup>1</sup>	81	16 <sup>1</sup>	TRUE	COMP.	
1/0					X	x	x			16	6	
2 <sub>/1</sub>	X	X	x	X		X	X			15	7	
3/2		х	x	x				x		14	8	
4/3	x		x	x				x		13	9	
5/4			X	X		x		X		12	10	
<sup>6</sup> /5	X	X		x		x		x		11	11	
7/ <sub>6</sub>		x		x			X	x		10	12	
8/7	x			x			x	X		9	13	
9/8				X		x	X	X		8	14	
10/9	x	Х	X			x	X	X		7	15	
11/10		X	X						X	6	16	
NOTE :-	1. 	USED FOR TRUE & COMPLEMENT										

## DECIMAL CODING SYSTEM

The K. B. rises and the Input Lines (True and Complement) selected through the Decimal Locator will raise the Input to the True and Complement Gates. To open the True or Complement Gates, the following requirements must be met to pass a positive pulse:

- A. High Input.
- B. Low Cathode.

When registering a Decimal Complement, the DBC cathode line will be low. When registering a True Decimal, the DBT cathode line will be low.

Decimal Registration is called for when DEA Flip-Flop returns left, pulling DP1 right.

A cycle of Decimal Registration consists of 5 pulses generated by the following Flip-Flops in the order listed: DP1, DP2, DP4, DP8, DP16.

The Decimal Counter is composed of five Triggers with a numerical value corresponding to its stage name. Triggers DC2 and DC8 each have a negative value. The value of the Decimal Counter is obtained by adding or subtracting the value of the Triggers conducting on the right.

Decimal Registration is completed when DP16 returns left.

An overcarry occurring during a Decimal Registration will be corrected at the completion of the Decimal RIG. DP16 returning left sends its RP high to DIC which, in turn, will return Trigger DCC left, sending out the Correction Pulse.

The Decimal Counter is also employed in a Shift Operation. Shifting is required to align one decimal position with another. The Decimal Registration prepares the Decimal Counter as to the location of a specific decimal. A count of 22 in the Decimal Counter indicates decimal alignment. Whenever the control circuit calls for shifting for decimal alignment a Shift Operation will result, even though the decimals may be already aligned. Shifting occurs from right to left.

#### Decimal Registration Operation

The Decimal Registration Circuit is used whenever a Decimal Registration is called for regardless of whether it is a True or Complement Registration. This circuit is also used in conjunction with the Constant 17, which is employed in the Multiplica-tion and Division process.

The Decimal Registration circuit begins when Flip-Flop DEA is pulled right. Flip-Flop DEA is a 150 us delay. The delay is necessary to allow the Keyboard Bias to rise prior to the time the circuit begins its operation. When DEA returns left, its LP goes low to the RC point of Flip-Flop DP1, pulling it right. The LP of DP1 will go high to the LC and RC points of Gate DI1. After 25 us, DP1 returns left sending its LP low to the LC point of the Negative Pulse Amplifier DA1-16. The LP of DA1-16 will release a positive pulse to the LC and RC points of DKG.

NOTE: On a Constant 17 Registration, Trigger DK will be right and its LP will be high to the left side of Gate DKG. The positive pulse from DA1-16 will then pass through the left side of DKG and pull Flip-Flop DP16 to the right registering the 16 which thereby completes the registration of 17.

On a Decimal Registration (True or Complement), Trigger DK will be left; its RP will go high to the right side of Gate DKG. The positive pulse from DA1-16 will now pass through the right side of DKG and pull Flip-Flop DP2 right. DP2 going right sends its LP high to the RC point of D2-4T and the LC point of D2-4C. After 25 us, DP2 returns left, sending its LP low to the RC point of Flip-Flop DP4. DP4 going right will send its LP high to the LC point of D2-4T and the RC of D2-4C.

After 25 us, DP4 returns left sending its LP low to the RC point of DP8 and kick DP8 right. The LP of DP8 will go high to the RC Point of D8-16T and the LC point of D3-16C.

After 25 us, DP8 returns left, sending its LP low to the RC point of Flip-Flop DP16. DP16 going right will send its LP high to the LC point of D8-16T and RC point of D3-16C.

When DP16 returns left, it indicates the completion of Decimal Registration, (True or Complement) or Constant 17. The RP of DP16 will go high to the RC of the Positive Pulse Amplifier DIC. The negative pulse from the RP of DIC goes to the following places:

- (a) The RC point of Negative Pulse Amplifier DA1-16, which will indicate to the control circuits completion of Decimal Registration.
- (b) The LC point of Trigger DCC, to check for overcarry. If an overcarry is present, DCC right, this will return DCC left and initiate the correction operation as described under "Decimal Counter Shift Operation".

#### Decimal Counter Shift Operation

Assume that the Decimal Counter has a count of 11 at the time a call for shifts begins. A call for shifts is caused by either Trigger DRS or DAS going right. The LP of the Trigger going right will raise the input to the Multi-Vibrator SM.

Because of a backfeed from the M-V SM, when in operation, it has become necessary to isolate the plates of the Shift Call Triggers. A call for shifts from either Diode SI1, SI2 or ENM1 will cause the cathodes of these diodes to go high. This raises the left grid of stage SMC Cathode Follower. The cathode of SMC is also raised and since the right grid of SMC is fixed at ground ( $\emptyset$ ) potential the RP of SMC stops conducting and raises the input to the M-V SM, starting it in operation. When the cathodes of the Diodes SI1, SI2 and ENM1 are again lowered, the left grid of SMC also is lowered. The cathode of SMC returning low allows the right side of the tube to conduct which lowers the voltage on the RP and shuts off the M-V SM.

The Decimal Counter, with a count of 11, will have the following Triggers right. DC1, DC2, DC4, DC8 and DC16.

The high input to the Multi-Vibrator causes it to begin its operation. When it returns left, its RP will send a positive step to the LC point of the Positive Pulse Amplifier SMG. The negative pulse from the LP of SMG hits the Negative Pulse Amplifier SMA at its RC point, resulting in a positive pulse from the RA point of SMA to the LC point of Gates SG and DIC.

NOTE: The Gates SG and DIC are controlled by the Overcarry Trigger DCC. Trigger DCC is normally left except when the count of 22 is reached or exceeded in the Decimal Counter. With DCC left at this time, its LP will be low to the LI point of Gate DIC holding it closed. The RP of DCC will be high to the LI point of Gate SG, conditioning it open.

Since Gate SG is open, the positive pulse from SMA will pass through SG resulting in a negative pulse from its LP to the RC point of the Negative Pulse Amplifier SG. The positive pulse from the RP of SG is passed through the AC Cathode Follower SK1. (There are 3 of these Cathode Followers -- 2 in parallel to insure a strong shift pulse). This pulse is the Shift Pulse which goes to all 22 Accumulators. This will advance each digit one Accumulator position.

The positive pulse from the cathode of SK1 also goes to the LC point of the Positive Pulse Amplifier DB4, resulting in a negative pulse from its LP. This negative pulse goes to the RC and LC points of Trigger DC1. Trigger DC1 will always be triggered and in this case, it will be returned left. The RP of DC1 will go high to the LC point of DB2, resulting in a negative pulse from the LP of DB2. This negative pulse will trigger DC2 and return it left. The LP of DC2, going low to the RC point of a Positive Pulse Amplifier, is rejected. This leaves the following Triggers right: DC4, DC8 and DC16 -- indicating a count of 12.

Shift Pulses will continue to be released by the shift Multi-Vibrator increasing the DCR to a value of 21 with the following Triggers right: DC1, DC4 and DC16. The next shift pulse into the Decimal Counter will trigger DC1 left. The RP of DC1 will go high to the LC point of DB2, resulting in a negative pulse from the LP <sup>•</sup> of DB2 which triggers DC2 right. The LP of DC2 goes high to the RC point of DB4, resulting in a negative pulse from the RP of DB4 which will trigger DC4 left. The RP of DC4 will go high to the LC point of DB8, resulting in a negative pulse from its plate which will trigger DC8 right.

The LP of DC8 will go high to the RC point of DB16, resulting in a negative pulse from its plate which will return DC16 left. The LP of DC16 will go low to the RC point of Trigger DCC, pulling Trigger DCC to the right. Trigger DCC going right sends its RP low to the LC points of Triggers DRS and DAS, returning whichever Trigger that was right back to the left. This Trigger returning left will lower the input to the Multi-Vibrator stopping its operation. No more Shift Pulses will be released and the Counter is now in the Overcarry Condition with Triggers DC2 and DC8 on the right.

#### Correction Operation

Following a cycle of Decimal Registration, it is necessary to check whether or not the Decimal Counter is in an Overcarry Position. Flip Flop DP16, returning left, indicates the completion of a cycle of Decimal Registration. The RP of DP16 goes high to the RC point of the Positive Pulse Amplifier DIC, resulting in a negative pulse from its RP. This negative pulse from the RP of DIC goes to two places:

- 1. To the RC of DA1-16 to continue machine operation.
- 2. To the LC point of Trigger DCC to check for an Overcarry Condition. If DCC is on the right, there is an Overcarry Condition and the negative pulse from DIC will return Trigger DCC left. Trigger DCC, returning left, sends out the Correction Pulse as follows:
  - (a) The RP of Trigger DCC goes high to the RC point of the Positive Pulse Amplifier DB8, resulting in a negative pulse from its plate to trigger DC8.
  - (b) The RP of DCC will also go high to the Positive Pulse Amplifier SMG, resulting in a negative pulse from its RP which pulls the Flip-Flop DCCD right for 25 us. This delay is necessary to allow the -8 Correction Pulse to accomplish its operation. Flip-Flop DCCD, returning left, causes its RP to go high to the RC point of the Positive Pulse Amplifier DB2, resulting in a negative pulse from its RP which triggers DC2.
  - (c) The Decimal Counter is now in a corrected condition with the proper Triggers right.

#### Correction Operation When Decimal Counter Shifts Beyond a Count of 22

In Multiplication or Division it becomes necessary to continue shifting beyond the
count of 22. At the count of 22, Trigger DCC is pulled right. Trigger DCC being right causes its RP to go low to the LI point of Gate SG, closing the Gate. The LP of Trigger DCC will go high to the LI point of Gate DIC opening the Gate.

The next potential Shift Pulse coming from the RA point of SMA will now be blocked at Gate SG, preventing a shift of the digits in the Accumulators and also any increase in the count in the Decimal Counter. Gate DIC will pass this positive pulse from SMA, resulting in a negative pulse from the LP of DIC. This negative pulse from DIC will trigger DCC back left. DCC returning left sends out the Correction Pulses in the exact manner as described in the previous Correction Operation. At this time, when the Correction Pulses are completed, all Triggers will be left, indicating a zero value in the Decimal Counter. The next positive pulse from SMA will now pass through Gate SG and shifting will continue in the normal way.

#### Decimal Input Lines Limiters

The purpose of the Limiter Circuit is to prevent the grid level of the True and Complement Gates from being raised above -15 volts by the Input Lines coming from the Decimal Locator. The reason these Input Lines must be controlled is because the neons in the line can cause too great a variance in the line level when fired.

The Limiter Circuit is composed of two decimal diodes connected in series. The plate of Diode #1 is controlled by a Decimal Input Line. The cathode of Diode #1 is returned through a Resistor to -60 Volts, but is also tied to the plate of Diode #2. The cathode of Diode #2 is tied directly to -15 Volts. A rise in the input voltage will raise the plate of Diode #1, which causes it to conduct, raising the voltage on the cathode of #1 Diode through the Resistor. The plate of Diode #2 is raised, but since the cathode of Diode #2 is tied to -15 Volts, the high limit of this circuit is restricted to -15 Volts because of conduction of Diode #2.

### Keyboard Bias Detector Circuit

The purpose of this circuit is to sense the presence of a Keyboard Bias and thereby prevent a CX Pulse if no Keyboard Bias is present. The control for this circuit is tied in with the Decimal Input Limiter Circuit. Whenever the Limiter Circuit cathode line is raised to -15 volts, the tube DCCL will conduct, its plate voltage will then lower the input to the Cathode Follower SCK, whose cathode will then hold the cathode of Gate CX to low (zero potential).

When the Limiter cathode lines are not raised but are approximately -45 Volts because of no Keyboard Bias, tube DCCL will not conduct and, therefore, Gate CX will end up with a high cathode which will reject all positive pulses on its grid.

NOTE: In the case of a non-Ø CK in Multiplication or Division it is necessary to add the additional 1 into 1A but no Keyboard Bias is present. This is bypassed by raising the Limiter cathode line from the LP of Trigger C9T.

### REGISTRATION INPUT GENERATOR (R.I.G.)

## Plate 5C

The Generator (R.I.G.) is a composition of various stages, designed to generate a predetermined amount of pulses at certain intervals. These pulses are sent to the Input & Output Chassis which will pass the required pulses necessary to register a digit. In passing through the IO chassis these pulses are inverted.

A complete set of pulses are generated in one cycle. Each cycle is generated within a total time of 125 micro seconds. The sequence in which they are generated is shown in Figure 12

## Operation

The Registration Input Generator is started by pulsing the RP of RD with a negative pulse. The RP of RD will go low which holds the left grid low while the condenser is charging. This conduction will exist for 100 micro seconds which allows Sign Bias time to rise. When RD went right its LP went high hitting the R.C. point of Flip-Flop RS, which merely raised the left grid of this Flip-Flop higher allowing it to remain in its stable state. After 100 micro seconds RD returns left and its LP goes low. This drop is reflected at the capacitive input to RS which will lower its left grid allowing it to conduct on the right side for 25 micro seconds as determined by the condenser. The RP of RS going low hits the left capacitive input of Rl<sup>1</sup>8, a Negative Pulse Amplifier, which will lower its grid momentarily. A positive pulse is created on the LP. This plate is connected to the two grid inputs of Cathode Follower Rl<sup>1</sup>1 and will reflect a positive pulse off the cathode of Rl<sup>1</sup>1. As shown on the graph, the first pulse generated is the RIG1! Pulse. The positive change on the LP of RS will be rejected at the capacitive input of Rl since it will only raise the left grid higher.

## After 25 micro seconds RS will return left and its LP will go low.

This change, being connected to the right capacitive input of Rl, will trigger Rl right allowing its RP to go low. The low output from the RP to the LI point of the DC Amplifier RIM, causes the LP of RIM to go high. Its LP is connected to the Multi-Vibrator R8 which will cause the Multi-Vibrator to oscillate. With a high input the Multi-Vibrator will conduct on the right side lowering its RP. This drop is reflected at the RC of Rl<sup>®</sup>8 as a negative pulse. A positive pulse results from its RP through the Cathode Follower R88. This is the first RIG 8 Pulse generated as shown in Figure

After its designed time interval Multi-Vibrator R8 returns to conducting on the left side resulting in its LP going low. This negative drop hits the double capacitive input of Trigger R4 reverting it to conducting on the right side. The RP of R4 drops and is reflected as a negative pulse at R42, a Negative Pulse Amplifier. A positive pulse from its LP hits the input points of Cathode Followers R44 and R66 resulting in both cathode points showing a positive pulse. At this time, as shown on the graph, RIG4 and RIG6 Pulses are generated.

Multi-Vibrator R8 returns right since its input is still high causing its RP to drop. This drop hits the Negative Pulse Amplifier R1<sup>8</sup>8 resulting in a positive

pulse from its RP. This pulse through Cathode Follower R88 is the second RIG 8 Pulse generated as shown on the graph.

R8 now returns left again lowering its LP which results in a negative pulse at the double capacitive input of R4, triggering it back left. The positive pulse from the RP of R8 is rejected by the Negative Pulse Amplifier R1<sup>1</sup>8.

R4, now returning left, allows its LP to drop which will in turn trigger R2 right. The RP of R2 going low to the Negative Pulse Amplifier R42 results in a positive pulse from its RP. This positive pulse hits the input points of Cathode Followers R22 and R66 which will in turn show a positive pulse at their cathodes. These two pulses are the RIG 2 and RIG 6 Pulses as shown on the graph.

Since the Multi-Vibrator still has a high input it will now return to conducting on its right side. Its RP going low, through Amplifier R1<sup>9</sup>8 to the input point of Cathode Follower R88 results in the third RIG 8 Pulse as shown on the graph.

Upon the return of R8 left, its LP will drop, reflecting a negative pulse at capacitive points of R4 triggering it right. The RP of R4 goes low to the Negative Pulse Amplifier R42. The positive pulse from its LP hits the Cathode Follower R44 and R66 resulting in RIG 4 and RIG 6 Pulses as shown on the graph.

Multi-Vibrator R8 goes right again causing its RP to go low to Amplifier R1<sup>1</sup>8. A positive pulse from its RP through Cathode Follower R88 is the last RIG 8 Pulse generated as shown on the graph.

When R8 returns left its LP going low triggers R4 back left. R4 going left causes its LP to go low which in turn triggers R2 back left. (Both right plates of R2 and R4 going high are rejected by the Negative Pulse Amplifier R42). The LP of R2 dropping hits the RC of R1M resulting in a positive pulse from its RP. This positive pulse hits the Cathode Follower R11 which will be the RIG 1 Pulse, the last pulse generated as shown on the chart. The same pulse which hit Amplifier R1M also hits the LC of Trigger R1 triggering it back left.

The RP of Rl going high to the DC Amplifier causes it to conduct dropping its LP. The lowering of the LP shuts off the Multi-Vibrator R8 since its input point is lowered.

The negative pulse from the LP of Rl is sent to the Carry Input Generator, Plate 3 stage CD, indicating a completion of an RIG cycle.

A cycle of RIG is necessary to register a number from:

- A. Card Field
- B. Constants
- C. Storage

REGISTRATION INPUT GENERATOR PULSES



DECODING PULSES REQUIRED ON ODD LINE PULSES REQUIRED ON EVEN LINE 90 COL. CODE BI. Q. CODE DIGIT 1,0 RIG I 1 1/1-11 2 1.9 2 n Ź 3 (1), 22 RIG 1/1 11 11 2 3,9 4 4 11 n 5 5 **D.4** 4 11 1/1 11 4 6 5,9 6 7 **II** n 6 I), 6 7 .1 1/1 11 8 7,9 11 6 8 1 11 11 9 1.8 8 9

#### INPUT CIRCUIT

### Plate 6C

The INPUT DECODER is one-half of the Input-Output Chassis. There are ten of these chassis -- one for each of the 1A to 1OA Accumulators. The Input Lines to the INPUT DECODER may come from any one of three places:

- 1. Card Field Input
- 2. Constants
- 3. Storage

The level of the Input Lines is controlled by K.B. The Input Lines are normally low and become high from a signal from K.B.

The I1, I3, I5 and I7 Input Lines all control the -60 cathode line; any one of these coming high will raise the -60 cathode line whose high voltage is limited to -15 Volts through the left side of IA9 conducting. The grid or left bias point of stage I09 will then be at -15 Volts which will allow it to pass a positive pulse. The grid or left bias point of stage IA9 will also be at -15 Volts, and since its cathode is tied to -15 Volts, this tube will conduct. The LP of IA9 will drop its voltage and, through a Voltage Divider, will pull the RG and RP of IA9 to approximately -60 Volts. This point is tied to the LD point of stage I9, holding its grid also at -60 Volts, preventing it from passing a positive pulse (RIG8). If the I9 Line is raised in conjunction with any other Input Line (even number), the only additional change is that Gate I79 is open on the right to pass the RIG1' Pulse.

In the event only the I9 Line is raised, the -60 cathode line will <u>not</u> be raised. The LD of stage I09 will be returned to -60 Volts preventing the passage of a positive pulse, RIG1. The LD of IA9 will also be returned to -60 and the tube will not conduct. The LP of IA9 will be high and through a Voltage Divider and the / limiter action of the right side of IA9, will hold the LD of I9 from rising above -15 Volts. The Input Line I9 through the right side of diode C09, will hold the RD of I09 from rising above -15 Volts when the I9 Input Line is high. The RIG8 Pulse is now free to pass through the Decoder to be released on the Even Input Line.

In the event none of the Input Lines come high (zero), the circuit is similar to the condition created when only the I9 Input Line is high with this exception --

The right side of stage IO9 will have a low grid and, therefore reject positive pulses (RIG8).

The only out-going lines in this circuit are the Even Input, which increased the Accumulator value by 2 and the Carry and Odd Input Line which changes the Accumulator value by one. The Input Line indicates what value is going to register and the RIG's when it will be registered.

NOTE: RIG8 can be blocked at 19 or 109. Any number but 9 and  $\emptyset$  will raise the cathode line (-60 Volts).

#### Operation

Assume a figure is to be registered from a closed contact of the pin box.

Keyboard Bias, as determined by the plugboard will rise and sense any closed contacts of the designated field. At this time assume that a contact is closed, designating number 1 to be registered. The high potential raises the plate of the Il neon creating a voltage differential allowing it to fire. This will raise the plate potential of diode Cl7. By raising the plate potential of Cl7 to a more positive value than its cathode the tube will conduct. The plate current flow now causes a further drop across the 470K bias resistor raising the cathode line to a more positive value. This line cannot rise above a -15 volts. If it does, Limiter IA9 will conduct and maintain this line at -15 volts. This is due to the fact that if the left grid of IA9 becomes more positive with respect to its cathode, current will flow and keep this line at its cathode potential. The cathode of Cl7 is connected to I09 (left side) maintaining its grid level at a point just below cutoff.

At this time only the grid of the IO9 tube was raised enough to allow an RIG Pulse to affect its grid. The grid level of the other tubes are way below cutoff and an RIG Pulse is unable to raise their respective grids high enough to allow them to conduct.

The RIG 1 Pulse hitting the left grid of IO9 is sufficient to raise it high enough for conduction to occur. The LP of IO9 releases a negative pulse to its respective Accumulator Odd Line. The pulse on the Odd Line will trigger the  $\emptyset$ Tl Trigger right in the Accumulator, showing a one registered.

Reading a "3" selection will fire the I3 neon, which would raise the LP of C35. With the plate more positive than its cathode, conduction occurs and the cathode line would rise to a -15 volts as controlled by Limiter IA9.

Since the left input of Gate I35 is high, the RIG 2 Pulse will be able to raise the grid momentarily to allow conduction to take place.

The LP of I35 releases a negative pulse which will be sent out on the Even Line to register a two in the Accumulator.

The left grid of IO9 is at -15 volts which allows the RIG 1 Pulse to raise the grid high enough for conduction, resulting in a negative pulse on the Odd Line to register a one. The RIG 1 Pulse is the last pulse generated and a three has been registered.

If a high input (Keyboard Bias) were maintained at lines I5 or I7 the same condition would occur as previously stated. The only exception would be that the Input Line would condition either the right grid of I35 or the left grid of I79 which would pass the RIG 4 Pulses or the RIG 6 Pulses on to the Even Line. The RIG 1 Pulse would always pass with the selection of I1, I3, I5 or I7.

The registration of a nine is accomplished by passing four RIG 8 Pulses and also the RIG 1<sup>i</sup> Pulse. With the RP of CO9 at -15 volts connected to the right grid of I79 the RIG 1<sup>i</sup> Pulse will be able to raise the grid momentarily to allow conduction. This momentary conduction period results in a negative pulse on the Odd Line.

The I1, 3, 5 & 7 Input Lines are all low on the registration of a 9. The left grid of IA9 will not be raised. The left grid of IA9 will remain at -60 volts. The cathode of IA9 is at -15 volts so the grid of this tube is well below cutoff. The LP of IA9 will not be conducting therefore, its plate will be high. Through the Voltage Divider from- $\neq$ 150V to -150V and no conduction occurring, the RP and right grid of IA9 will have a potential of approximately -15V. IA9 is used only as a Limiter to prevent the left grid of I9 from being raised above -15V. Should the

right grid of IA9 try to go higher than -15V, the tube will conduct since the cathode is tied to -15V. The left grid of I9 being held at -15V will raise high enough during the RIG 8 Pulse to emit a negative pulse from its plate for each RIG 8 Pulse (25 us intervals). The right grid of I9 is tied through a 100K resistor to +150V making it a Negative Pulse Amplifier. The negative pulses from the LP of I9 will momentarily lower the right grid of I9 resulting in positive pulses emitted from the plate. The right grid of I09 is controlled by the I9 Input Line which at this time is high. This grid is still below cutoff but the positive pulses from the RP of I9 will raise the right grid of I09 momentarily above cutoff, resulting in negative pulses emitted from its RP. These negative pulses are on the Even Input Lines into the Accumulator.

The RP of IA9 is at -15 which is connected to its grid, therefore, this is essentially a Diode Limiter. Should the RP rise above -15 volts, its right grid would also rise. The RP would be positive with respect to its cathode and the right grid would also be positive, with conduction resulting in pulling down the RP to a -15 volts. This is the action of a Limiter.

By reviewing the RIG chart it is established that one pulse on the Odd Line and four on the Even Line are necessary to register a nine in the Accumulator.

The opposite condition of this circuit may be noted when the selection of an even number is made. The Bi-Quinary system used in a Tabulating Card is such that the registration of a "2" requires a "1" and a "9". This means that the Il Line and the I9 Line must be high for the registration of "2".

As previously explained, the Il Line going high will raise the -60 volts bias line to a -15 volts by current flow.through the 470K resistor. This line rising to -15 volts, is connected to the left grid of IO9 and will enable the RIG 1 Pulse to pass through onto the Odd Line to the Accumulator.

As shown on the plate the RP of IA9 is at -60 volts which will maintain the left grid of I9 in a cutoff position. The RIG 8 Pulses are insufficient to raise the grid high enough to allow conduction. The Limiter IA9 will not conduct since its RP is more negative than its cathode.

The I9 Line being high will condition the right grid of I79 as previously described, permitting the RIG 1° Pulse to pass through, onto the Odd Line to the Accumulator.

The registration of a "2" has taken two pulses on the Odd Line with all other RIG Pulses unable to pass through.

The following is a summary of the operation of the Input Circuit.

- 1. The selection of 1, 3, 5, or 7 will allow the RIG 1 Pulse to pass.
- 2. The 3, 5 and 7 lines allow either the RIG 2, RIG 4 or RIG 6 Pulses to pass plus the RIG 1 Pulse.
- 3. The selection of 1, 3, 5 or 7 plus a 9 will pass their required pulses plus the RIG 1<sup>†</sup> Pulse.
- 4. Selection of 9 only will pass RIG 8 Pulses plus the RIG 1 Pulse.
- 5. The operation of the LP of CO9 is described in the Minidend Registration Circuit.

C-37

## DOUBLE INPUT CHECK CIRCUIT (ALPHA INPUT)

## Plate 7C

A review of the Rem Rand 90 Column Code (see Input write-up) shows that no digit is represented by the raising of more than one of the 1, 3, 5 or 7 Input Lines. If the Keypunch Operator should punch, for example, a 3, 5 and 9 into a given card column instead of a desired 3, 9 (decimal digit 4), the decimal digit 8 would be entered into the Accumulator. As far as the Calculator and its proof circuitry is concerned, the Input Lines 7 and 9 were raised instead of the actual 3, 5 and 9 lines and calculations will be performed accordingly, the proof process detecting no error. This type error is detected, however, by the Input Check Circuit and the calculating process terminates as indicated by the Input Check Light on the Punch Operating Panel.

Another type error which the normal proof process of the machine cannot detect, but which can be caught by the Input Check Circuit, is that of false Storage setting. If the number to be set into Storage is the decimal digit 8 for example, then the 7 and 9 Storage Input Lines are raised. If the 5 bit should also fire, the error would not be determined by the proof process since the Proof M<sup>4</sup>d Input Registration is no different for bits 5, 7 and 9 fired than for 7 and 9 fired. Hence, the false 5 gets punched into the card by mistake.

# Double Input Operation

Each Input-Output chassis has one double input sensing triode LP-MØCC, the grid of which is tied to a mixing circuit that senses the levels of the 1, 3, 5 and 7 Input Lines of that I-O chassis. If zero or one of these Input Lines is high, the LP of MØCC is cut off. If two, three or four of these Input Lines are high, the LP of MØCC is conducting. The left plates and cathode of all 10 MØCC stages are tied together so that a Double Input in any or all input columns lowers the common plate voltage activating the Calculator Kill Circuit (raising the cathode of CX). This Kill Circuit is in the Check Counter Chassis and includes the RP of IOCK. Due to the filtering required in the circuitry, it is necessary to keep all four Input Lines from raising during the portion of EZ at which time the Clear Pulse is applied to the Storage being used in that step. This is prevented by keeping the Storage Call Read-Out Bus high during EZ so that the Input Amplifiers (IS-1-L through IS-9-L), in the IO chassis will stay in conduction. This is done by raising the right grids of FK (1 through 12), through SKBH and SKBK in the Check Counter Chassis during EZ as shown on plate 10.

## Input Gate Restore Operation

A restore circuit is provided in order to close the Input Gates for the Accumulator rapidly and prevent erroneous indication of a double input. These Gates might close slowly due to various capacities, from 1, 3, 5 or 7 lines. The operation of DEA to call for a Decimal Registration operates ICL through EBG. The left plate of ICL pulses the grid of the Power Pentode VTIC from cut-off to conduction. The plate of VTIC then pulls the cathode of the Isolation Diodes in IO down for 100 microseconds to return the 1, 3, 5 and 7 Gates through their -15 Volt Clamping Diodes to their low level. ICP contains the plate load for VTIC which consists of a divider from +150 Volts to ground. ICC contains the grid capacitor and load while MSKK contains the grid bias divider for VTIC.

#### OUTPUT DECODER

## Plate 8C

The Output Decoder is the means by which any value in an Accumulator from 1A-10A can be decoded from the Accumulator Code to the 90 Column Card Code. There is a Decoder for each Accumulator, 1A through 10A inclusive. The information from the Accumulators is decoded preparatory to being placed in Storage. The decoded number must still be read by a Storage Set Pulse (plate 10) before it can be placed in Storage. Any time a number is present in any Accumulator from 1A to 10A that number is immediately and automatically decoded.

The Output Circuit is enclosed in a chassis with the Input components to form a common Input-Output (I-O) chassis. This circuit does not utilize the RIG Pulses but merely conditions the grid of a tube. By applying the Accumulator Trigger's plate potential to the input point of a DC Amplifier to allow the plate of the Amplifier to control the grid of a tube, it will in turn control the conditioning of Storage Bits. A plate potential may be high only if the plates connected to it are also high. By connecting two or more plates together it can be seen that the input to these stages must all be below cutoff. Should any stage have a high input dropping its plate, the plates connected to it will be unable to go high. As an added control the cathodes of these stages are raised or lowered to allow an even or odd number to register.

By referring to the Accumulator Bi-Quinary System one may see that the  $\not$ Tl Trigger, if conducting on its right side, will indicate an odd number. Inversely, if the Trigger were on the left, an even number must be in the Accumulator. The right and left plates of this Trigger are connected thru Cathode Followers, ME and MO, to the cathodes they will control. (ME = odd, MO = even). Assuming  $\not$ Tl to be conducting on the right (odd number), its left plate would be high, thru MO to the cathodes of MA9, M57 and M13. With a high cathode the grids of these stages would actually be negative with respect to the cathode resulting in a high (+150 volts) plate. The right plate of  $\not$ Tl being low thru ME, would condition the cathodes of M17, M9 and M35 so they could conduct.

> NOTE: The designations used on the diagram (RC and X) refer to the components within them and all stages are considered DC Amplifiers with resistive inputs.

The following examples will show how the various Accumulator Triggers condition DC Amplifiers, so they will in turn condition the IS stages which go to the Dl diodes of all the Storage Bits. Since the circuit utilizes DC Amplifiers the input and plate points will be referred to only as high or low.

## Operation

A value of one is assumed to be in the Accumulator and the  $\not OTI$  Trigger is on the right. This means that the right plate of  $\not OTI$  is low thru ME which will allow the cathodes of M17 and M35 to conduct if their grid levels are raised. Whenever a cathode is lowered and its grid raised, the tube will conduct. With a high cathode and a high grid, the grid is still negative with respect to the cathode and the tube will remain cutoff.

A value of one in the Accumulator Code is a one in the 90 Column Code. When a value

of one is decoded the right cathode of IS1 will be high. It is suggested to work from the 90 Column Code value backward, to see if the conditions are present to condition this Output Line properly.

In order for the RK of IS1 to be high the RI of IS1 must be high. The RI of IS1 is controlled by the RP of M17 and the LP of M13. M13 has a high cathode so that stage is cutoff. M17 has a low cathode but the right grid is controlled by the RP of TØ which is right and therefore the right grid of M17 is low. A low cathode and low grid of M17 cannot cause conduction so the RP of M17 and LP of M13 are free to go high and raise the RK of IS1, indicating a value of one in the Accumulator.

The right cathodes of all other IS stages will be low at this time. Only one Odd Line can come high at a time.

A value of four is assumed to be in the Accumulator. Trigger T4 is the only Trigger right in this Accumulator. Trigger  $\emptyset$ Tl is left so the RP of  $\emptyset$ Tl is high through the Cathode Follower ME raising the cathodes of M9, M17 and M35. The LP of  $\emptyset$ Tl is low through the Cathode Follower M0 lowering the cathodes of MA9, M57 and M13.

A value of 4 in the 90 Column Code is comprised of a 3 and a 9. When a 3 is decoded the RK of IS3 is high. In order for the RK to be high the RI of IS3 must also be high. The RI of IS3 is controlled by the LP of M35 and RP of M13. M35 has a high cathode so this stage cannot conduct. M13 has a low cathode but the right grid of M13 is held low from the RP of T4. A low cathode and low grid will not allow conduction so both the LP of M35 and RP of M13 are cutoff to allow the RK of IS3 to go high.

When a 9 is decoded the RK of IS9 is high. In order for the RK of IS9 to be high the RI of IS9 must also be high. The RI of IS9 is controlled by the LP of M9 and RP of MA9. M9 has a high cathode so this stage cannot conduct. MA9 has a low cathode but the grid of MA9 is low from the LP of TØ. A low cathode and low grid will not allow conduction so both the LP of M9 and RP of MA9 are cutoff to allow the RK of IS9 to go high.

A suggested method to follow in tracing this circuit is as follows:

- 1. Trace backward from the IS stage the line or lines which the 90 Column Code requires for the Accumulator value.
- 2. Determine whether the digit in the Accumulator is odd or even and then, from the ØTI Trigger, condition the various cathode levels.
- 3. Keep in mind that when two plates are tied together conduction takes precedence. In other words, if two plates are tied together and only one tube is conducting the common plate level line will be a low level.

## STORAGE

### Plates 9C and 10C

The Computer has 12 independent Storage units; each has the capacity of a 10 digit number and its sign. In order to make each Storage independent, each unit has associated circuitry to provide for:

- (a) Storage Set
- (b) Storage Hold and Clear
- (c) Storage Call (Read-Out into Accumulators)
- (d) Storage Read-Out into Punch Actuators

Each digit requires 5 Storage Bits; all Bits of the same numeric value in the 12 units are driven from the Accumulator Decoder Output of the same value in parallel. Similarly, the Read-Out into Accumulator Output of each bit of the same numeric value of the 12 units, drives the Accumulator Input Decoder of the same value, in parallel. The sign of storage requires the use of one Bit for each Storage.

The Punch Actuators are connected to the Bit Actuator Output through patchcords located on the Computer Field Plugboard. This arrangement permits a number to be set into the Actuators of any desired Card Column.

The Storage Bit employs the Type 5823 cold-cathode glow-discharge triode. The 5823 triode is non-conducting until the starter to cathode voltage is made to exceed the breakdown level. When the plate to cathode voltage and the starter electrode current are sufficient, the glow will transfer to the plate. After sufficient time has been allowed for transfer, the starter electrode driving voltage may be removed without interrupting plate current flow. Once the tube is fired, it will remain conducting until plate current is interrupted for an interval of time sufficient for gas deionization. Breakdown may be observed as a glow on the cathode surface.

The average starter to cathode voltage necessary for breakdown is 80 Volts; the average anode-cathode voltage after breakdown is approximately 62 Volts. The time allowed for firing (breakdown and anode transfer) is 150 microseconds. For clearing, the plate voltage is reduced for a total interval of approximately 2.6 MS.

### Storage Set Driver Operation

The actual circuit method used to select a specific Storage, say S(1), is as follows: The Storage Call Line of S(1) is lowered during the interval of ER. Through the 1 side of stages FA (1,2), and stage FC (1) the Storage Call Signal undergoes voltage level shifting, inversion and amplification. The output of stage FC (1), therefore, goes high when the Storage Call of S(1) is lowered. The output of FC (1) is connected to the control grid input of the 6AU5 Set Driver (a Cathode Follower) of Storage S(1). The cathode voltage of the 6AU5, however, changes only slightly at this time due to the low screen voltage. The Set Driver tube of the selected Storage is now in a ready condition. The output of FC (1) is also connected to the input of MKD (1) to call for the Storage Decimal Location.

The Storage Call Line is also connected to the Diode FD(1,2). This Diode is used to decrease the recovery time of the Storage Call Line by pulsing the line high

at the end of the call interval.

The WHEN signal required to set S(1) is initiated by the Flip-Flop MS, which is kicked after the Test RIG has been completed as shown on plate 15.

MS is connected through stages MSK, MSKA and MSKK to the screen grids of all of the Storage Set Driver tubes. These stages provide the necessary amplification, signal inversion, level shift and low impedance source required to drive the screen circuits. The WHEN signal, therefore, pulses the screen grids of all of the 6AU5 set tubes to a high positive value, which causes the set tube of the ready Storage S(1) to go into heavy conduction, thereby producing the Set Pulse. A combination of high cathode from both the IS stage and 6AU5 Tube results in raising the starter electrode sufficiently to fire the tube. If the IS cathode were low when the 6AU5 cathode is raised, Diode D1 conducts which keeps the starter electrode below the firing level and the 100K Resistor accommodates the voltage drop between the IS and 6AU5 cathodes.

## Storage Hold and Clear Driver Operation

The Storage Hold Driver is required to normally maintain the plate voltage source of the Storage Bits near ground potential, so the Bits may be fired and held in conduction, if called for. The load current of the Hold Driver varies over a wide range, as it is dependent upon the number of Bits fired in a given Storage (maximum of 21).

A controlled voltage regulated power supply consisting of a 6AS7 for the regulator series dropping tube, and one stage of feedback amplification, stage ML (S(1,2)), is used for the Hold & Clear Driver. The grid of stage ML (S(1,2)), is connected to the Hold & Clear Line and the cathode is connected to ground. Since the stage is operated as a Class A Amplifier during Hold conditions, the Hold Voltage Level will be equal to the tube bias which will vary slightly with load conditions.

During the Clear interval, the Hold and Clear Line Voltage is reduced to a low level for a period of time sufficient to cause the 5823 (glow-discharge triode) to deionize. To clear Storage, it is necessary to designate: (a) Which Storage is to be cleared, (b) WHEN it is to be cleared.

- 1. The Keyboard Bias is used to select the Storage to be cleared. The output of stage FC(1) is connected to the control voltage input of Gate MZ(A); thus, the Keyboard Bias, selects the Storage to Zeroize, by opening the appropriate MZ Gate.
- 2. The WHEN signal is supplied at the beginning of each step, to Zeroize the particular Storage selected, for the result of that step. Each step is initiated by a signal which flips EZ and EZB5. The negative pulse generated at the left plate of EZB5, upon its return, is amplified, inverted (through the right side of EPG) and drives the Cathode Follower SZK. The output of SZK is connected in parallel to the grid inputs (RC and LC points) of all MZ stages. The signal from SZK is inverted through the open MZ(A) stage, to flip the designated Storage Zeroize Flip-Flop MZ(1).

MZ(1) may also be flipped from a signal through the left side of stage MC(1), which is driven when a Clear Step has been programmed. The Storage Clear Common is connected by patch cords on the Constant and Program Panel to the input control points of stage MC(1) to supply the WHAT designation. Due to the possible Program Board plug connections, any or all of the Storages may be cleared at the same time during a Clear step. The WHEN signal (from the Storage Clear Pulse Bus) is connected to the signal input of stage MC(1) and is supplied by circuitry located in the Output Control Chassis as shown on plate 28. The Manual Clear Line is common to the right capacitive input of all MZ Clear Flip-Flops. Thus, the Manual Clear Signal clears all Storages.

The output of MZ(1) is used to interrupt the action of the regulator stage ML  $(S(1_92))$ .

The signal from the left plate of MZ(1) is passed through stage MA(1,2) in order to shape the wave properly and to supply the proper driving source for stages M(S(1))A and M(S1). These stages are driven into conduction for the clear interval period. Stage M(S1) overrides the controlling signal fed to the grids of the 6AS7 from ML(S(1,2)) to greatly reduce the grid voltage. Stage M(S(1))A is used as a low impedance load on the 6AS7 to insure the rapid establishment and maintenance of the low voltage level required on the Hold and Clear Line during the clear interval.

# Storage Read-Out Driver Operation

In order to read out information from Storage into the Accumulators (Storage Call), it is necessary to designate: (a) WHICH Storage is to be called, (b) WHEN it is to be called.

The WHAT information is controlled by patch cord connection on the Program Plugboard which connects a V1, V2 or R line to the appropriate Storage Call S(1). The Factor Call voltage level operates the Storage Read-Out Call Line through stages FA(1,2), FB(1,2), FK(1) and a 6AS7 Cathode Follower.

With one exception - when the Storage Call Line is lowered, the output of the Storage Read-Out Call Line drops. The exception to this occurs during the interval of EZ during which time the Storage Read-Out Call Line is held high by the action of the right section of FK(1). The right section grid is driven by the Storage Read-Out Blocking Bias Line. This Blocking Bias is provided to prevent the malfunctioning of the Double Input Detector circuit, which would be actuated if both the Storage Read-Out Call and Clear Lines were low at the same time.

The WHEN designation is in the form of an RIG cycle. The voltage at point 1 is governed by which of the 3 Diodes, D3, D4 or D5, is the least negative.

- 1. Assume the Thyratron is fired. D3 is -105, D4 is -30 and D5 is -60. D4, therefore, controls point 1 and the voltage there is -30. When the K-6AS7 goes low to -85, point 1 will also go to -85 and D5 conducts causing the IS stage to cut off, thereby raising the input to the Decoder Gate.
- 2. Assume the Thyratron is not fired (no value). D3 is -30 and D4 and D5 are as in #1. D3 conducting controls point 1 keeping it at a constant -30, even though the K-6AS7 goes to -85. D5 does not conduct, therefore, the IS stage remains conducting holding its Decoder Gate closed.

### Actuator Set Driver Operation

To set the information retained in the Storage Bits into the Punch Actuators, the following must be designated: (a) WHAT information is to be set, (b) WHERE it is to be set, (c) WHEN it is to be set.

The WHAT information is given in terms of the Storage unit (s) to be set, S (1), etc. Any or all of the Storages may be set at the same time.

The WHERE positioning is controlled by patch-cord connections on the Field Plugboard. This permits the setting of S (1) in the desired Card Columns. The output of each Bit of a given Storage unit must be connected by patch-cords to the proper Actuator in the Card Column selected. The WHEN signal is generated during the interval of the Set Step. This operation raises the Actuator Set Line to ground potential, which increases the Actuator currents to a point sufficient to insure their operation during the allotted Set interval.

The current requirement of the Set Line is large during the Set interval. In order to switch this current, mercury relays are used. These relays possess the characteristic of making contact with unmade contact prior to breaking the contact with the made contact.

At the time of the Set Step, a positive pulse from AAK1 or AAK2 in the Output Control Chassis as shown on plate 28, feeds the Set I and Set II Commons. The commons are connected by patch-cords to the Storage desired to be set. This pulse drives stage SRC(1) into conduction, which causes the Actuator Set Relay of Storage S(1) to close. The stage SRC(A) is used to discharge the Set Line capacity at the completion of the Set interval and to maintain the proper Set Line Voltage thereafter.

## ADDITION PROCESS

## Work Sheet

The True Decimal Value represents the number of Accumulator Positions between the left of the decimal and the 6M/5M reference point. The Complement Value is the complement of the True Value with respects to 22. The True Value is placed in Accumulator 1M on the work sheet, for easy reference.

This work sheet shows the procedure the Computer follows in order to add two numbers together, store the result and prove the answer. The procedure will be the same in any Addition problem. The only variations will occur in the numerical values and decimal positions.

The problem used as an example has the following values:

Minidend		Vl	33.33	7/6	decimal
Subvisor	-	<b>₩</b> 2	66.66	4/3	decimal
Result	-	R		5/4	decimal

## CALCULATOR ZEROIZE

## Plate 11C

## Procedure

## Line 1

The Calculator is Zeroized. All Triggers are normalized including Accumulators, Counters and Control Triggers. Storage is Zeroized.

### MINIDEND REGISTRATION

#### Plate 13C

# Line 2

The Minidend (M<sup>e</sup>d) Decimal Complement is registered in the Decimal Counter.

# Line 3

The Minidend (M<sup>t</sup>d) Numerical Registration is made (cycle of RIG). The M<sup>t</sup>d value is registered in the Accumulators.

#### SUBVISOR REGISTRATION

# Plate 14C

Line 4

The Subvisor (S'r) True Decimal value is added in the Decimal Counter.

Line 5

The Minidend (M<sup>1</sup>d) value in the Accumulators is shifted so that the M<sup>1</sup>d Decimal aligns with the S<sup>1</sup>r Decimal. This alignment is indicated when the Decimal Counter reaches 22.

Line 6

The Subvisor (S'r) Decimal Complement is registered in the Decimal Counter.

NOTE: The Decimal Counter can only accumulate to a total of 22; 22 is the same as zero so the S<sup>¶</sup>r Complement Value is added from zero.

## Line 7

The Subvisor  $(S^{t}r)$  Numerical Registration is made (cycle of RIG). The  $S^{t}r$  value is added to the  $M^{t}d$  value which is already present in the Accumulators.

### RESULT TO STORAGE

## Plate 150

Line 8

The Storage True Decimal value is added in the Decimal Counter.

Line 9

The Result value in the Accumulators is shifted so that the S<sup>†</sup>r Decimal aligns with the Storage Decimal. This alignment is indicated when the Decimal Counter reaches 22.

Line 10

The Storage Numerical Registration is made (Test RIG). The Storage value at this time is zero because of the previous Zeroize Operation (Line 1). This is a check to make certain Storage is zero. The Accumulator numerical values should not change.

## Line 11

The numerical value in Accumulators 1A to 10A only are now set in Storage.

The value is still left in the Accumulators but is also present in a Storage.

# Line 12

A B-2 Zeroize Operation is initiated. The B-2 Operation will zeroize Accumulators 1A to 11A only, the Check Counter and M-D Counter. At this time the main B-2 effect is on the Accumulators.

## PROOF MINIDEND - STORAGE REGISTRATION

## Plate 160

# Line 13

The Proof Minidend (Storage) Decimal Complement is registered in the Decimal Counter.

# Line 14

The Proof Minidend (Storage) Numerical Registration is made (cycle of RIG). The value in Storage is re-entered into the Accumulators.

PROOF SUBVISOR - SUBVISOR REGISTRATION

## Plate 17C

# Line 15

The Proof Subvisor (Subvisor) True Decimal value is added in the Decimal Counter.

# Line 16

The Proof Minidend (Storage) value in the Accumulators is shifted so that the Proof M<sup>1</sup>d Decimal aligns with the Proof S<sup>1</sup>r Decimal. This alignment is indicated when the Decimal Counter reaches 22.

### Line 17

The Proof Subvisor (Subvisor) Decimal Complement is registered in the Decimal Counter.

# Line 18

The Proof Subvisor (Subvisor) Numerical Registration is made (cycle of RIG). The Proof Subvisor value is subtracted (Reverse process in proof) from the Proof Minidend value in the Accumulators.

### MINIDEND SUBTRACTION

## Plate 18C

Line 19

The Minidend True Decimal value is added in the Decimal Counter.

Line 20

The Proof Result value in the Accumulators is shifted so that the Proof Subvisor Decimal aligns with the Minidend Decimal. This alignment is indicated when the Decimal Counter reaches 22.

Line 21

The Minidend (M<sup>1</sup>d) Numerical Registration is made (cycle of RIG). The M<sup>1</sup>d value is subtracted from the Proof Result leaving all zeros in the Accumulators.

## ZERO CHECK

## Plate 190

Line 22

A Zero Check is made of Accumulators 1A to 10A. All 10 Accumulators must be zero at this time or the problem is not correct.

Line 23

A total of 10 shifts are made at this time. These shifts are counted and controlled by the Check Counter. This moves the value (Zeros) from 2M to 11M into 1A to 10A Accumulators.

Line 24

Another Zero Check is made of Accumulators 1A to 10A. After this Zero Check a total of 20 Accumulator positions have been checked for zeros. All 10 Accumulators must be zero at this time or the problem is not correct.

		M-SECTION													A-SECTION													
	PROCESS	CALC. DEC. REF. POINT										INPUT											COUNTER					
		11	10	9	8	7	6	5	4	3	2	1		10	9	8	7	6	5	4	3	2	1	DEC	M-D	ССТ		
	INIDEND			Î		Í				Î		10				2	2	3	२	† T	1	Ī						
S	UBVISOR											13							6	6	6	6		5.5 				
S	TORAGE DECIMAL											12																
	CALC. ZEROIZED																			<u> </u>								
2	M'D DEC. COMPL.	7		-							1											·		12				
3	M'D NUM. REG.										10					3	3	3	3					12				
4	S'R DECIMAL								L							3	3	3	3					3				
5	M'D SHIFTED DCR AT 22							1.											3	3	3	3		22		CT11		
6	S'R DEC. COMPL.			4 Q											- 1				3	3	3	3		9		CT11		
_7	S'R NUM. REG.									·									9	9	9	9		9		CT11		
8	STOR, DECIMAL						1												9	9	9	9		21		CT11		
9	RES. SHIFTED DCR AT 22																	9	9	9	9	1. <sup>1</sup>		22		CT11		
<u>? 10</u>	TEST RIG																	9	9	9	9			22		CT11		
5 II	RESULT TO STORAGE		1			1		<u> </u>									ļ	9	9	9	9			22		CT11		
12	B-2 ZEROIZE												0	0	0	0	0	0	0	0	0	0	0	22		CT11		
13	PR. M'D DEC. COMPL.																							10		<u>CT11</u>		
14	PR. M'D NUM, REG.																	9	9	9	9			10		CT11		
15	. PR. S'R DECIMAL																	9	9	9	9			1		CT11		
16	PR. M'D SHIFTED DCR AT 22																		9	9	9	9		22		CT11		
17	PR. SIR DEC. COMPL																		9	9	9	9		.9		CT11		
18	PR. S'R NUM. REG.			24						1									3	3	3	3		9		CT11		
19	M'D DECIMAL																		3	3	3	3		19		CT11		
20	PR. RES. SHIFTED DCR AT 22															3	3	3	3					22		CT11		
21	M'D SUBTRACTION															0	0	0	0					22	-	Стіі		
22	ZERO CHECK		11																					22		CTII		
23	SHIFT 10																							10		CT10		
24	ZERO CHECK																							10		CT10		
										1 - A																		
		14																										
						Γ	Γ								·							·						
						Γ																						

### SUBTRACTION PROCESS

#### Work Sheet

The first Work Sheet is an example of a negative value causing Subtraction in an Addition Process. In this example the Minidend is a negative value and the Subvisor, a larger value, is added to the Minidend to give a positive result.

The step by step procedure is exactly the same as in Addition except the Minidend is first subtracted and then added in the Proof.

The problem used as an example has the following values:

Minidend	 V1	15	11/10	decimal
Subvisor	 <b>V</b> 2	1.0	2/1	decimal
Result	 R		1/0	decimal

The second Work Sheet shows the procedure the Computer follows in order to subtract one number from another, store the result and prove the answer. This procedure will be the same in any Subtraction problem which ends in zero or a positive value. A negative result is shown on the Complementize sheet.

The step by step procedure is exactly the same as in Addition except the Subvisor value is subtracted and the Proof Subvisor value added.

The problem used as an example has the following values:

Minidend V1 66.66	7/6	decimal
Subvisor V2 2.15	10/9	decimal
Result R	1/0	decimal

M-SECTION CALC. DEC. REF. POINT															<b>\</b> ~	S	EN	C P	COUNTER							
C		11	10	9	8	7	6	5	4	3	2	1	11	10	9	8	7	6	5	4	3	2	1	DEC	M-D	ССТ
MI	NIDEND	1	<u> </u>	1		Í	†					6		7	5											1
SL	IBVISOR	Ι										15										1	La			
ST	ORAGE DECIMAL											16											Ĺ			
1.	CALC. ZEROIZED		1	İ																						
2.	M'D DEC. COMPL	F	AC-	R											-									16		
3.	M'D NUM. REG.	9	9	9	9	9	9	9	9	9	9	9	9	8	4	- 9	9	9	9	.9	9	9	9	16		
4.	S'R DECIMAL	9	9	9	9	9	9	9	9	9	9	9	9	8	4	9	9	9	9	9	9	9	9	9		
5.	M'D SHIFTED DCR AT 22	4	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	22		CT11
6.	S'R DEC. COMPL.	4	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	7		CT11
7.	S'R NUM. REG	5				-																	8	7		CT11
8.	STOR. DECIMAL	5												PAC	:-L							<u></u>	8	1	· · · · · ·	CT11
9.	RES. SHIFTED DCR AT 22	8	5												1									22		CT11
10.	TEST RIG	8	5								1977											·		22		CT11
11.	RES. to STOR.	8	5																					22		CT11
12.	B-2 ZEROIZE	8	5		Ι																			22		CT11
13.	PR. M'D DEC. COMPL.	8	5		1	1																		6		CT11
14.	PR. M'D NUM. REG.	8	5	1	1	1							·										1	6		CT11
15.	PR. S'R DECTMAL	8	5	1	1	1	1					-			· ·						· ·			21		CT11
16.	PR. M'D SHIFTED DCR AT 22	5	1		1	1																	8	22		CT11
17.	PR. S'R DEC. COMPL.	5		1	1	1	1							PAC	-R								R	7		CT11
18.	PR. S'R NUM. REG.	4	9	9	9	9	9	9	.9	9	9	. 9	9	9	9	9	9	9	9	9	9	9	8	7		CT11
19.	M'D DECIMAL	4	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	13		CT11
60.	PR. RES. SHIFTED DCR AT 22	9	9	9	9	9	9	9	9	9	9	9	9	8	4	9	9	9	9	9	9	9	9	22	· ·	CT11
21.	M'D NUM, REG.		1			1					+	1	+	1	5									<u>6-0.600</u>		CT11
21.	M'D NUM. REG.	0	0	0	0	10	0	0	0	0	0	.,	0	0	Ο	0	0	0	0	0	0	Ω	0	22		CT11
02.	ZEBO CHECK	1	1		<u>†</u>	1-	Ť	Ť				_	Ť	ΡΔ	C_T	Ŭ				~		~~		22		CT11
23.	SHIFT 10	1	1	1	1	†									<u>v</u> _1									10		CT10
54	ZEBO CHECK		1		1	t									1									10		CT10
		1	1	t	<u>†</u>	<u>† – – – – – – – – – – – – – – – – – – –</u>																				1
		$\mathbf{t}$	1	<u>†</u>	†	1																				1
		1	1	1	†	1	1									+										1
		1	†	+	†	<u> </u>	<b> </b>										+		†							1
		$\mathbf{t}$	+	1	<u>†</u>	$\vdash$	<u> </u>																			1
		†	t	1	†	<b> </b>					-					-+										
		1	t	†	<u> </u>	1	1																			

a construction of the second sec

	M-SECTION												A-SECTION													
PROCESS	CALC. DEC. REF. POINT												INPUT										COUNTER			
	11	10	9	8	7	6	5	4	3	2		[]	10	9	8	7	6	5	4	3	2	l	DEC	M-D	ССТ	
MINIDEND	T						Ι				10				6	6	6	6								
SUBVISOR											7		2	1	5				ļ							
STORAGE DECIMAL						ļ		<b> </b>	ļ		16	, ng la sa Tagang Tagang									ļ				ļ	
1. CALC. ZEROIZED																			<b></b>							
2. M'D DEC. COMPL	<u> </u>	<u> </u>					<b>_</b>	<b> </b>	ļ											<b> </b>			12		<u> </u>	
3. M'D NUM. REG.		<u> </u>					ļ		L						6	6	6	6		<b></b>	ļ		12	ļ	ļ	
4. S'R DECIMAL	1	<u> </u>					4	<u> </u>	<b> </b>						6	6	6	6		ļ			19		l	
5. M'D SHIFTED DCR AT 22	<b> </b>	I					<b>_</b>	ļ		ļ		6	6	6	6		L					ļ	22	ļ	3	
6. S'R DEC. COMPL.												6	6	6	6								15	ļ	3	
7. S'R NUM. REG.	1	ļ						ļ		I		6	4	5	1						ļ		15		3	
8. STOR. DECIMAL		ļ					1	ļ	ļ			6	4	_5	1								9		3	
9. RES. SHIFTED DCR AT 22	5	1				ļ	1											ļ		<b> </b>	6	4			3	
10. TEST RIG	5	11					<b>_</b>	ļ	ļ									ļ			6	4	22		3	
11. RESULT TO STOR.	5	11	ļ				1	ļ	ļ	<u> </u>											6	4	22		3	
12. B-2 ZEROIZE	5	11							<b></b>			0	0	0	0	0	0	0	0		0	0	22		Ø	
13. PR. M'D DEC. COMPL.	5	1				ļ														ļ			6		L	
14. PR. M'D NUM. REG.	5	11							ļ									ļ			6	4	6		L	
15. PR. S'R DECIMAL	5	1																L			6	4	13			
16. PR. M'D SHIFTED DCR AT 22												6	4	5	1								22			
17. PR. S'R DEC COMPL												6	4	5	1								15			
18. PR. S'R NUM. REG.												6	6	6	6								15			
19. M'D DECIMAL												6	6	6	6								3			
20. PR. RES. SHIFTED DCR AT 22							1.0								6	6	6	6					22			
21. M'D SUBTRACTION	1														0	0	0	0					22			
22. ZERO CHECK	1																						22			
23. SHIFT 10	I														·	201							10		CT10	
24 ZERO CHECK															10.00								10		CT10	
	1								1																	
			T				T		I													а.,				
	T		ľ			Γ																				
		T			Γ	Γ			T															1		
		T	1			1	1																			
	1		1				1.00		1								1									
								1.1														,				

00832.

**C-**53

#### CALCULATOR ZEROIZE

Plate 11C

This circuit is employed at the beginning of a Program or Program Step. The circuit controls the signal required to clear the Computer before beginning a new calculation. The circuit also shows the origination of the signals required to progress from one Program Step to another.

## Operation

This circuit starts its operation when Cam A in the Punch is closed and a card is in the Sensing Section. Cam A closes at 334° and opens at 30°. The closing of Cam A is called the Start Pulse and is applied to the RC of EP. EP is a 5MS delay which is used to prevent contact bounce from creating more than one Start Pulse. The LP of EP goes high to the RI of ESB1. The RP of ESB1 goes low to the RC of ESD pulling it right for a delay of 150 us, and also to the RC of EP3 pulling it right. EP3 going right removes the cutoff clamp from the Timer.

The RP of ESD goes low to the RC of ESZA releasing a positive pulse from its RP to the RC of ESZ. Though not shown, the plates of ESZ are tied in parallel to two other tubes, EP<sup>1</sup> and EPX<sup>1</sup>, to produce a stronger pulse. This pulse released from the plates of ESZ is called the ESZ or Step Zeroize Pulse. This pulse is released to the LC of all Step and Function Triggers and whichever one is right, will be returned left.

The LP of ESD going high pulses the RC of ESZ1. The RP of ESZ1 releases a negative pulse to the following:

- 1. The RC of EP4 for a 1200 us delay to charge the Timer condenser as shown on plate 34.
- 2. The RC of EZB5 which goes right for 300 us. Its RP goes low for the B5 Zeroize as shown on plate 36. The LP of EZB5 also goes high to the LC of EZG releasing a negative pulse at the LP of EZG to kick EZB2 right for 300 us. The RP of EZB2 goes low for the B2 Zeroize as shown on plate 36.
- 3. The RP of EZ which goes right for 450 us. The LP of EZ goes high to the LI of ERAZ. The LP of ERAZ goes low to the LI of ERK lowering its cathode which is called the ERK line. The operation of the ERK line is shown on Plate 38. The lowering of the ERK line will result, when a Step Trigger goes right (ESD left), in raising the result Storage Keyboard Bias. This opens a Storage Zeroize Gate, MZ.

The LP of EZ going high to the LI of ERAZ taps off the LD of ERAZ to the grids of EZB5<sup>†</sup> a cathode follower to set up the Clamp Circuits as shown on Plate 12.

The RP of EZ goes low to the LI of SKBH and the plates of SKBH gc high to the LI of

SKBK. The cathode of SKBK goes high to the right grid of all FK stages. This prevents Storage Read-Out to the Input Decoder at this time. The circuit is shown on Plate 10.

The LP of ESD while still high raised the LI of ESBl causing the LP of ESBl to go low and lower the Start Line on the Plugboard. This Start Line can be plugged to the In hub of any step including Function Steps such as Clear, Set or Trip. Plate 11 shows the Start Line plugged to the In line of Step 1 which opens the left side of the Diode Gate 1,2 ED. The Diode Gate operation is shown on Plate 49.

After 150 us ESD returns to the left. The LP of ESD goes low to the LC of ESIA releasing a positive pulse from the LP of ESIA. The positive pulse from the LP of ESIA goes to the LC of ESI. Although not shown, the plates of ESI are tied in parallel to two other tubes, ESI2 and ESI3 to give a stronger pulse. This pulse released from the plates of ESI is called the ESI or Step Advance Pulse.

This negative pulse goes to the capacitive points of all ED Gates and Step Advance Diode Gates. Only one of these Gates is ever open at one given time and in this case it is the left side of 1,2 ED. This diode is still open, even though ESD returned left, and therefore releases a negative pulse from the LP of 1,2 ED to the RD of 1ES, triggering 1ES right. The LP of 1ES goes high to the LI of 1,2 ESF as shown on Plate 38. At this time the ERK line is low (EZ right) so the result Storage Zeroize Gate MZ is opened.

EZB2 and EZB5 return left completing their respective Zeroize operations. The LP of EZB5 goes low to the following:

The RC of ESCG releasing a positive pulse on the RP of ESCG to the LC of ESCG Gate. This Gate is open as long as MC2 is left, no Complementize Operation. The negative pulse from the LP of ESCG goes to the RC of EPG and the RC of EMZ kicking EMZ right as a Storage Clear Guard Delay, this delay is approximately 5MS and its use is shown on plate 15. The positive pulse from the RP of EPG is fed to the LC of SZK. The positive pulse from the cathode of SZK hits all MZ Gates. One MZ Gate is opened, high Storage KB, and that Storage is Zeroized as shown on Plate 10.

EZ, after its full delay of 450 us, returns left. The LP of EZ returning low does the following;

- 1. Hits the RC of EM pulling EM right. See Plate 13 for this operation.
- 2. Goes low to the LI of ERAZ coming off the LP of ERAZ high raising the ERK line and lowering Storage KB.
- 3. Goes low to the LI of ERAZ coming off the LD of ERAZ low to grids of ØFZT and EZB5<sup>1</sup>. EZB5<sup>1</sup> removes the clamping action. ØFZT allows its RP to go high to the RC of ØC2. The RP of ØC2 releases a negative pulse to the RP of ØFD1. ØFD1 goes right for 25 us and while on the right the LP of ØFD1 goes high to the grids of ØLD1 and ØLD2. The cathodes of ØLD1 and ØLD2 go high to all KBR and FD stages, as shown on Plate 37. This operation is called the KB Recovery Operation and occurs also at each Control Ring Pulse Time.

### CLAMP CIRCUITS

## Plate 120

There are certain stages in the Computer which must be held inoperative during a B-2, B-5 Zeroize. This clamping operation is necessary to prevent transient pulses, which may occur during Zeroize time, from causing more than one operation to occur once the Zeroize is completed.

This circuit shows all the clamped stages and their clamp tubes. Stage SM is not clamped during Zeroize but only whenever the Decimal Counter is being corrected. The LP of DCCD, during correction, is high to the LI of DN12<sup>1</sup>. The LD of DN12<sup>1</sup> taps off high to the LD of DCCL. The LP of DCCL goes low to the RD of SM which is the right grid of SM. This clamp prevents SM from conducting on the right whenever DCCD is right.

### Plate 13C

This plate illustrates the controls required to enter the Minidend Decimal Complement into the Decimal Counter and the Minidend Numerical Value into the Accumulators. The circuits that do the actual registrations are not shown. Only the circuits required to control when the operations are to be performed are shown. This circuit is employed in every process and in every calculating step. The difference from step to step would be in the decimal or numerical values.

#### Operation

EZ returns left following the Zeroize operation shown on plate 11. The LP of EZ returns low to the RC of EM pulling EM right. The LP of EM goes high to the LI of EMA. The LD of EMA taps off high to the LD of DMP raising the LP of DMP to the following:

- 1. LI of DMG to open the Gate.
- 2. LP of diode EIA3 to prepare Sign Bias as shown on Plate 43.
- 3. LI of DMD causing the LP of DMD to go low to the RP of DEM and LI of DBC. The K-DBC goes low conditioning the Decimal Counter for a Decimal Complement Registration as shown on Plate 4. The LP of DEM goes high to the RC of DEAl releasing a negative pulse from the RP of DEAl, kicking DEA to the right. DEA has a 150 us delay to allow KB to rise. The LP of DEA goes high to the RC of EBG releasing a negative pulse at the RP of EBG to kick ICL right. The LP of ICL goes high for 100 us which causes the 6AU5, VTIC, to conduct causing the Input Recovery Circuit to operate.
  - NOTE: Every time DEA functions the Input Recovery Circuit functions. This is the only plate where this operation is shown. The Input Recovery Circuit lowers the input level of the Input Decoder to prevent the possibility of a Double Input occurring during the period of time it takes to change from one KB to another.

The LP of EM going high to the LI of EMA will lower the LP of EMA and the LI of EMK. The K-EMK goes low to all EMF stages, as shown on plate 38, and lowers the V1 position on the plugboard. V1 being lowered raises KB for the Minidend to condition the Decimal Counter and Input Decoder Gates, plates 4 and 6. The LP of EMA goes low to the LC of diode ENM. This pulses the K-ENM so that the LP of ENM releases a negative pulse to the RD of PAMD. PAMD has a 250 us delay for KB to rise and, on its return left, checks for (-) Factor as shown on plate 20.

DEA, after 150 us, returns left and its LP goes low to the RC of DPl starting the Minidend Decimal Complement Registration as shown on plate 4.

The completion of this Decimal Registration is a negative pulse to the RC of DA1-16 whose plate releases a positive pulse to the LC of the opened Gate DMG. The LP of DMG releases a negative pulse to the RP of DRB, triggering DRB right. The RP of DRB goes low to raise Sign Bias as shown on plate 43. Raising Sign Bias creates a cycle of RIG which now registers the value of the Minidend into the Accumulators.

The CX pulse to the LC of DRB signals the completion of the Numerical Registration and DRB returns left. The RP of DRB returns high to lower Sign Bias and pulse the LC of EPG. The negative pulse from the LP of EPG is a Control Ring Pulse and, as shown on plate  $3^9$ , returns EM left. The Control Ring Pulse also causes the KB Recovery Circuit to function through  $\beta$ FD1,  $\beta$ LD1 and  $\beta$ LD2.

The return of EM left lowers the LP of EM which goes to the RC of ES and ES is brought right. The Computer now proceeds into the Subvisor Registration Control Circuit Operation.

### Plate 14C

This plate illustrates the controls required to perform the Subvisor functions in Addition or Subtraction. These functions are:

- 1. Subvisor True Decimal Registration.
- 2. Shift Operation to align the M<sup>®</sup>d Decimal with the S<sup>®</sup>r Decimal.
- 3. Subvisor Decimal Complement Registration.
- 4. Depending upon the process, the S'r is either added or subtracted.

## Operation

Trigger EM is returned left by a Control Ring Pulse and the LP of EM going low to the RC of ES triggers ES right. The LP of ES goes high to the LI of ESA. The LP of ESA goes low to the LI of ESK. The K-ESK goes low to all ESF stages and the ESF stage with the high input has its plate lowered to pull down the V2 position on the Plugboard. V2 going low is plugged to a KB Call Line and KB for V2 is raised. KB conditions the Decimal Gates, Input Decoder Gates and checks for Minus Indication. The LD of ESA goes high to the RD of EMZ. The RP of EMZ' goes low to the LI of CGA. The LP of CGA goes high to the LI of CTSG to open the Check Counter to count the Subvisor shifts as shown on plate 41. The RP of ES goes low to the LI of EP2 to check on the Process as shown on plate 40. A high signal is returned from Process Control to raise the LI of DPG2 and pulse the LC of DEA2. The LP of DEA2 releases a negative pulse to the RP of DEA, kicking DEA right. DEA has a 150 us delay for KB to rise and while DEA is right the Input Recovery Circuit functions as shown on plate 13. After 150 us DEA returns left and the LP of DEA goes low to the RC of DP1. This starts a cycle of Decimal Registration as shown on plate 4. This is the S<sup>†</sup>r Decimal because the S<sup>†</sup>r KB is raised. The decimal value will be the True value at this time because DAM and DEM are conducting on the left so the DBT line is low and the DBC line is high.

A negative pulse to the RC of DA1-16 from the RP of DIC signifies completion of a Decimal Registration. The RP of DA1-16 sends a positive pulse to the LC of the open Gate DPG2. The LP of DPG2 releases a negative pulse to the RC and LC of DAX to trigger DAX right. The RP of DAX goes low to the RC of DAS pulling DAS right. The LP of DAS goes high to the LP of diode SI-2. The K-SI-2 goes high to the LD of SMC to start the Shift Operation for decimal alignment as shown on plate 4.

Decimal alignment is achieved when the Decimal Counter reaches 22 and DCC goes right. The RP of DCC goes low to the LC of DAS returning DAS left. The LP of DAS going low stops the Shift Operation. The RP of DAS going high pulses the RC and LC of Gate DG. The RI of DG is high because EPP is left. The RP of DG releases a negative pulse to the RP of DAM pulling DAM right. The LP of DAM goes high to the LI of DEM. The RP of DEM going low to the LI of DBC lowers the K-DBC. The LP of DEM going high to the LI of DBT raises the K-DBT (Decimal Counter is conditioned for a Decimal Complement Registration). The LP of DEM also goes high to the RC of DEA1. The RP of DEA1 releases a negative pulse to the RP of DEA, kicking DEA right. DEA has a 150 us delay, though not needed at this time, and also causes the KB Recovery to function. After 150 us DEA returns left and the LP of DEA goes low to the RC of DP1. This starts a cycle of Decimal Registration as shown on plate 4. This is the S<sup>†</sup>r Decimal because the S<sup>†</sup>r KB is still raised. The decimal value will be the Complement value as explained above.

A negative pulse to the RC of DA1-16 from the RP of DIC signifies completion of a Decimal Registration. The RP of DA1-16 sends a positive pulse to the LC of the open Gate DPG2. The LP of DPG2 releases a negative pulse to the RC and LC of DAX. Since DAX was right this negative pulse will return DAX left. This same negative pulse to the LC of DAM returns DAM left. The LP of DAM returns low to bring DEM left and to the RC of DRB, triggering DRB right.

The RP of DRB goes low to the RI of PSAC to unclamp Sign Bias and start a cycle of RIG as shown on plates 43 and 5. The completion of a Numerical Registration is signified by a CX Pulse. The CX Pulse to the LC of DRB returns DRB to the left. The RP of DRB returns high to lower SB and also to the LC of EPG. The LP of EPG releases a negative pulse onto the Control Ring. This Control Ring Pulse returns ES left. This Control Ring Pulse also causes the KB Recovery Circuit to function by kicking  $\emptyset$ FDl as shown on plate 37 . The Computer now proceeds into the Result to Storage Control Circuit Operation.

### RESULT TO STORAGE

## Plate 15C

This plate illustrates the controls required to perform the Result Storage functions. These functions are:

- 1. Storage True Decimal Registration.
- 2. Shift Operation to align the Subvisor Decimal with the Storage Decimal.
- 3. A Numerical Registration, Test RIG, of the value in Storage. If Storage is correctly cleared the value in Storage at this time is zero.
- 4. The value in Accumulators, 1A to 10A only, are placed in Storage.
- 5. 14 us Set Recovery Delay (EDPZ).
- 6. The <sup>1</sup>A<sup>1</sup> section, M-D chassis, and CCT Triggers are Zeroized. (EPZ and EZB2).

This circuit is employed in every Process.

## Operation

Trigger ES is returned left by a Control Ring Pulse and the RP of ES goes high to the RC and LC of Gate MC1. The condition of MC1, in + or - process, is controlled by the condition of Trigger PAC. The control of PAC is shown on plate 20. If PAC is right then the left side of MC1 is open for Complementize. If PAC is left, as this circuit assumes, then the right side of MC1 is open. A negative pulse from the RP of MC1 triggers ER to the right. The RP of ER goes low to the LC of EBS, (-) Branch Trigger. This is the only means by which EBS is Zeroized. This method is necessary because use of the PTP prevents EBS being Zeroized by B2 or B5. The LP of ER goes high to the LI of ERA. The LP of ERA goes low to the LI of ERK. The K-ERK goes low to all ERF stages and the ERF stage with the high input has its plate lowered to pull down the R position on the Plugboard. R going low is plugged to a Storage KB Call. This lowers the input to an FA stage as shown on plate 10.

The LD of ERA taps off high to the LD of DRP. The LP of DRP goes high to the RI of DMG, to open this Gate, and high to the RC of DPG1. The RP of DPG1 releases a negative pulse to the RP of DEA, kicking DEA right. DEA has a 150 us delay for KB to rise and while DEA is right the Input Recovery Circuit functions as shown on plate 13. After 150 us DEA returns left and the LP of DEA goes low to the RC of DP1. This starts a cycle of Decimal Registration as shown on plate 4. This is the Result Decimal because the Result or Storage KB is raised. The decimal value will be the True value because the DBT cathode line is low as conditioned during the ES operation.

A negative pulse to the RC of DA1-16 from the RP of DIC signifies completion of a Decimal Registration. The RP of DA1-16 sends a positive pulse to the RC of the open Gate DMG. The RP of DMG releases a negative pulse to the RP of DRS triggering DRS right. The LF of DRS goes high to the RP of diode SI-2. The K-SI2 goes high to the LD of SMC to start the Shift Operation for decimal alignment as shown on plate 4.

Decimal alignment is achieved when the Decimal Counter reaches 22 and DCC goes right. The RP of DCC goes low to the LC of DRS returning DRS left. The LP of DRS going low stops the Shift Operation. The LP of DRS also goes low to the RC of MST, triggering MST right. The RP of MST goes low to the LI of MSI. The plates of MSI are tied together so both inputs of MSI must be low in order for the plates of MSI to go high. The RI of MSI is controlled by the LP of EMZ. EMZ is a Flip Flop of 5MS delay which was kicked by the return of EZB5, plate 11. The purpose of EMZ delay is to delay the Test RIG Operation until the Storage Clear Operation is completed. When EMZ returns left the LP of EMZ goes low to the RI of MSI so now both sides of MSI are cutoff. The plates of MSI are free to go high. The high from MSI raises the LI of MSA. The LP of MSA goes low to the RC of MZT, triggering MZT right. The LP of MZT goes high to the LI of MZR. The LP of MZR goes low to the LI of PABA to raise the Add Bias and call for the Test RIG as shown on plate 43.

The completion of a Numerical Registration is signified by a CX Pulse. The CX Pulse to the LC of MZT returns MZT left. The LP of MZT going low lowers SB.

The LP of MZT goes low to the RC of MS, kicking MS right. MS is a 150 us delay Flip Flop which originates the Storage Set Signal. The RP of MS goes low to the LI of MSK. The K-MSK goes low to the LC of MSKA as shown on plate 10. The result, in Accumulators 1A-10A, is now placed in Storage. The LP of MS goes high to the LC of EBG to check for (-) Branching as shown on plate 38.

After 150 us, MS returns left to complete the Storage Set Pulse. The RP of MS returns high to the RC of DPG2. The RP of DPG2 releases a negative pulse onto the Control Ring and ER is returned left. This is a Control Ring Pulse so the KB Recovery Circuit again functions as shown on plate 37.

The LP of ER returns low to the RC of EDPZ. EDPZ is a 14 us delay to allow the Storage Set Lines time to recover.

After 14 us, EDPZ returns left. The LP of EDPZ returns low to the RC of EPZ, kicking EPZ right. EPZ is a 450 us delay to allow sufficient time for the B2 Zeroize. The LP of EPZ goes high to the RC of EZG. The RP of EZG releases a negative pulse to trigger EZB2 right. The RP of EZB2 goes low to initiate the B2 Zeroize as shown on plate 36. EZB2 has a 300 us delay.

After 450 us, EPZ returns left. The LP of EPZ returns low to the RC of EPM, triggering EPM right. The Computer now proceeds into the Proof Minidend Control Circuit Operation.

#### PROOF MINIDEND - STORAGE REGISTRATION

#### Plate 16C

This plate illustrates the controls required to perform the Proof Minidend functions which are:

- 1. Proof Minidend (Storage) Decimal Complement Registration.
- 2. Proof Minidend (Storage) Numerical Registration.

This circuit is employed in every Process. The control circuits from this circuit through and including Zero Check are employed for proof purposes only. The answer for the step has been calculated and placed in Storage. The following sequence of control circuits are an automatic check on the calculation.

## Operation

Flip Flop EPZ returning left goes low to the RC of EPM, triggering EPM right. The RP of EPM goes low to the diode ENMI to check for Minus Factor as shown on plate 20.

The LP of EPM goes high to the RI of ERA. The RP of ERA goes low to the LI of ERK. The K-ERK goes low to all ERF stages and the ERF stage with the high input has its plate lowered to pull down the R position on the Plugboard. R going low is plugged to a Storage KB Call. This lowers the input to a FA stage as shown on plate 10.

The LP of EPM goes high to the LI of EPMA. The LP of EPMA goes low to the RP of DMP. The LP of DMP goes high to the following:

- 1. LP of diode EIA3 raising its left cathode to prepare SB.
- 2. LI of Gate DMG to condition this Gate open for future use.
- 3. LI of DMD lowering the LP of DMD.

The LP of DMD goes low to the RP of DEM, pulling DEM right. The RP of DEM goes low to the LI of DBC conditioning the Decimal Complement Gates in the Decimal Counter as shown on plate 4. The LP of DEM goes high to the RC of DEA1. The RP of DEA1 releases a negative pulse to the RP of DEA, kicking DEA right. DEA has a 150 us delay for KB to rise and while DEA is right the Input Recovery Circuit functions as shown on plate 13. After 150 us DEA returns left and the LP of DEA goes low to the RC of DP1. This starts a cycle of Decimal Registration as shown on plate 4. This is the Storage Decimal because the Storage KB is raised at this time. The decimal value will be the Complement as explained above.

A negative pulse to the RC of DA1-16 from the RP of DIC signifies completion of Decimal Registration. The RP of DA1-16 sends a positive pulse to the LC of the open Gate DMG. The LP of DMG releases a negative pulse to the RP of DRB, triggering DRB right.

The RP of DRB goes low to the RI of PSAC to unclamp SB and start a cycle of RIG as shown on plates 43 and 5. The Add Bias will always be raised at this time. The completion of a Numerical Registration is signified by a CX Pulse. The CX Pulse to the LC of DRB returns DRB to the left. The RP of DRB returns high to lower SB and also high to the LC of EPG. The LP of EPG releases a negative pulse to the Control Ring. This Control Ring Pulse returns EPM left. This Control Ring Pulse also causes the KB Recovery Circuit to function by kicking ØFDl as shown on plate 37. The Computer now proceeds into the Proof Subvisor Control Circuit Operation.

# PROOF SUBVISOR - SUBVISOR REGISTRATION

# Plate 17C

This plate illustrates the controls required to perform the Proof Subvisor (Subvisor) functions in Addition or Subtraction. These functions are:

- 1. Proof Subvisor (Subvisor) True Decimal Registration.
- 2. Shift Operation to align the Proof M<sup>t</sup>d Decimal with the Proof S<sup>t</sup>r Decimal.
- 3. Proof Subvisor (Subvisor) Decimal Complement Registration.
- 4. Depending upon the Process the Proof S<sup>t</sup>r is either added or subtracted.

#### Operation

Trigger EPM is returned left by a Control Ring Pulse and the LP of EPM going low to the RC of EPS triggers EPS right.

The circuit operation is identical to the Subvisor Registration on plate 14. There are only two exceptions which are:

- 1. The right side of ESA is used.
- 2. The Check Counter is not opened to shifts because the right side of ESA is used.

The Control Ring Pulse from the LP of EPG returns EPS left. This Control Ring Pulse also causes the KB Recovery Circuit to function by kicking  $\not$ FDl as shown on plate 37. The Computer now proceeds into the Minidend Subtraction Control Circuit Operation.

#### MINIDEND SUBTRACTION

## Plate 18C

This plate illustrates the controls required to perform Minidend Subtraction functions in the various Processes. The functions are as follows:

- 1. Minidend True Decimal Registration.
- 2. Shift Operation to align the Proof S'r Decimal with the M'd Decimal.
  - NOTE: In x or ÷ Process the Shift Pulses are also counted in the Check Counter.
- 3. The Minidend Numerical Registration is made, generally subtraction.
  - NOTE: In x or ÷ Process a Carry Block is established between Accumulators 1M and 2M. In ÷ or - process if Trigger PAC is right a one is added in Accumulator 1M.

# Operation

Trigger EPS is returned left by a Control Ring Pulse and the LP of EPS going low to the RC of EPP triggers EPP right. The LP of EPP goes high to the LI of ECBL. The LD of ECBL taps off high to the RD of EMA. The RP of EMA goes low to the LI of EMK. The K-EMK goes low to all EMF stages, as shown on plate 38, and lowers the Vl position on the Plugboard. Vl being lowered raises KB for the M<sup>1</sup>d. KB conditions Input Decoder Gates, Decimal Gates and checks for Minus Indication.

The RP of EPP goes low to the RI of ECB1. The RP of ECB1 goes high to the following:

- 1. LI of Gate DG to open this Gate for future use.
- 2. Plates of diode EPPM to raise its cathodes to prepare SB and open Gate DPG2 for future use.
- 3. The RC of MSA.

The RP of MSA releases a negative pulse to the RP of DEA, kicking DEA right. DEA has a 150 us delay for KB to rise and while DEA is right the Input Recovery Circuit functions as shown on plate 13. After 150 us DEA returns left and the LP of DEA goes low to the RC of DP1. This starts a cycle of Decimal Registration as shown on plate 4. This is the M'd Decimal because the M'd KB is raised. The decimal value will be the True value because the DBT cathode will be low as conditioned during the EPS operation.

A negative pulse to the RC of DA1-16 from the RP of DIC signifies completion of a Decimal Registration. The RP of DA1-16 sends a positive pulse to the LC of the open

Gate DPG2. The LP of DPG2 releases a negative pulse to the RC and LC points of Trigger DAX to kick DAX right. The RP of DAX goes low to the RC of DAS pulling DAS right. The LP of DAS goes high to the LP of diode SI-2. The K-SI-2 goes high to the LD of SMC to start the Shift Operation for decimal alignment as shown on plate 4.

NOTE: In X or ÷ Process only, the Check Counter is opened to count shifts as shown on plate 41 . The X or ÷ Process from the LD of PPI goes low to the RD of CPMD. This cuts off the RP of CPMD. The RP of EPP is low to the RI of ECB1. The LD of ECB1 taps off low to the LD of EMZ<sup>1</sup>. The LP of EMZ<sup>1</sup> is cut off. The LP of EMZ<sup>1</sup> and RP of CPMD are free to go high to the LI of CPMD. The LP of CPMD goes low to the LI of CGA. The LP of CGA is cut off. CT10 and CT11 are both always left at this time. The RP of CCM. The RP of DCK2. The RP of DCK2 is low to the RI of CCM. The RP of CCM is cut off. The LP of CGA and RP of CCM are free to go high to the LI of CTSG, opening this Gate. The Shift Pulses occurring during EPP in X or ÷ Process will pass through the open CTSG Gate and accumulate in the CCT.

Decimal alignment is achieved when the Decimal Counter reaches 22 and DCC goes right. The RP of DCC goes low to the LC of DAS returning DAS left. The LP of DAS going low stops the Shift Operation. The RP of DAS going high pulses the RC and LC of Gate DG. The LI of DG is high since EPP is right. The LP of DG releases a negative pulse to the RP of DRB, pulling DRB right.

The RP of DRB goes low to the RI of PSAC to raise SB and call for a cycle of RIG as shown on plates 43 and 5.

NOTE: In + or - Process PAC may be right. PAC would go right if an overcarry at 11A or 11M occurs during EPS Control Circuit time. Whenever this overcarry occurs, legitimately, the Add Bias will be raised during EPP Numerical Registration. The RP of PAC being low cuts off the left side of CØDE. The right side of CØDE is cut off from the low level off the RD of ECB1. The plates of CØDE are free to go high to the RP of diode C9R. This raises the right cathode of diode C9R and raises the LI of Gate II-11. The RIG1<sup>®</sup> Pulse occurring during the EPP Numerical Registration passes through this open II-11 Gate to put a negative pulse on the IM Odd Line. The M Section would be all nines so a series of overcarries would result leaving the A Section zero and a 1 in the Accumulator IM when all carries are satisfied.

In X or  $\div$  Process the LP of EMZ and RP of CPMD are free to go high as previously shown. The LI of CPMD goes high and the LD of CPMD taps off high to the LD of ECB2. The LP tap point, pin 8, goes low to the left bias of Accumulator 1M AC stage. This blocks carries from Accumulator 1M to 2M.

The completion of a Numerical Registration is signified by a CX Pulse. The CX Pulse to the LC of DRB returns DRB to the left. The RP of DRB returns high to lower SB and also high to the LC of EPG. The LP of EPG releases a negative pulse to the Control Ring. This Control Ring Pulse returns EPP to the left. At this time the Accumulators
1A to 1OA must be zero in + or - and may be zero or all nines in x or  $\div$  in order to be able to prove a good calculation. This check is indicated in the Zero Check. Zero Check is the next control circuit operation.

#### ZERO CHECK

# Plate 190

This plate illustrates the controls required, in all processes, to determine if a calculation has been successfully performed. Addition and Subtraction controls vary, somewhat, from the Multiplication and Division controls.

# I Addition and Subtraction

- A. Zero Check (1A-10A)
- B. 10 Shifts
- C. Zero Check (1A-10A)
- D. EGD (Step Advance and Step Zeroize)

# NOTE: If either Zero Check is unsuccessful the Computer does not continue until that step has been repeated and successful Zero Checks made.

### II Multiplication and Division

A. Shift to bring CCT to count of 10 (if necessary)

- B. Zero Check
  - 1. Successful
    - a. EGD
  - 2. Unsuccessful
    - a. Adds a one to Accumulator 1A.
    - b. Zero Check
      - (1) Successful
        - (a) EGD
      - (2) Unsuccessful
        - (b) Computer cannot continue. Step repeat.

### Zero Check Control Operation

Each IO Chassis has an Output Decoder Section and it is from this section that the Zero or non-zero indication is derived. Each Accumulator, 1A through 1OA, has its  $T\emptyset$  and Tl Trigger indication fed to the Output Decoder. When Tl is left and  $T\emptyset$  right the Accumulator is at zero.

Trigger Tl being left is low to MO and the K-MO is low to the K-MA9. Trigger TØ being right is high to MA9. MA9 now has a high grid and low cathode so the LP of MA9 is free to conduct and lower the right grid of MØCC. The above control is present in each IO Chassis. The right cathodes of the MØCC stage of each IO Chassis are tied together. When all 10 IO Chassis are zero this cathode line is low but any one IO Chassis decoding a value will raise this cathode line.

The right cathodes of all MØCC stages, Zero Check (1A-10A), are fed low to the LI of  $\not 09C$ .  $\not 09C$  and  $\not 09C1$  are in parallel so both stages are cutoff. The plates of  $\not 09C$  and  $\not 09C1$  go high to the LI of  $\not 09M$ . The LP of  $\not 09M$  is low to the LI of  $\not 09SM$  and  $\not 09SM1$ . The left sides of  $\not 09SM$  and  $\not 09SM1$  are cutoff. The right sides of  $\not 09SM$  and  $\not 09SM1$  are also cutoff by the low level from the LP of PAT. (PAT is the Sign Check Trigger used in x or  $\div$ . See plate 20). The plates of  $\not 09SM$  and  $\not 09SM1$  are free to go high. This is always the case when a true Zero Check occurs. Whenever a Zero Check occurs the high level from the plates of  $\not 09SM1$  will open the following Gates:

- 1. CØPG left side
- 2. C9G left side
- 3. CØG right side

Regardless of the process the preceding controls and operations are the same.

### Addition and Subtraction Zero Check Operation

This explanation is given with the assumption a Zero Check occurs.

Trigger EPP is returned left by a Control Ring Pulse. The LP of EPP returns low to the RC of CØD. CØD goes right for 100 us. The purpose of this 100 us delay is to allow time for the Zero Check lines to stabilize. After 100 us CØD returns left. The RP of CØD goes high to the RC and LC of Gate CØPG. The right side of CØPG is closed by x and  $\div$  Process. The left side of CØPG is opened by Zero Check. The LP of CØPG releases a negative pulse to the RC and LC of the Diode Gate CØDG. Gate CØDG is controlled by the condition of CT10 in the Check Counter.

NOTE: The count in the Check Counter at this time is always zero in a + or - Process. CT10 is left so the LP of CT10 is low to RI of CGA. The RP of CGA is high to the LI of CØDD and RI of CØDG. The LP of CØDD is low to the LI of CØDG. The left side of CØDG is open and the right side closed.

The LP of CØCS releases a negative pulse to the RD of CØCS, triggering CØCS right. The LP of CØCS goes high to the LP of diode ENML. The left cathode of ENML raises the LD of SMC to start a Shift Operation.

NOTE: The purpose of this Shift Operation is to shift exactly 10 times. These 10 shifts bring the values of Accumulators 2M to 11M into Accumulators 1A to 10A. The values are zero when the step is correct. The Decimal Counter is of no value to indicate a total of 10 so the Check Counter and Trigger CT10 is employed. The RP of CØCS goes low to the RI of CØDD. The RP of CØDD goes high to the RI of CTSG to open the Gate. This Gate is pulsed by Shift Pulses and the output of the Gate goes to CT1 which is part of the Check Counter. The Check Counter counts each Shift Pulse. At the 10th Shift Pulse CT10 is pulled right. The LP of CT10 goes high to the RI of CGA. The RP of CGA goes low to the LC of CØCS, triggering CØCS left. CØCS returning left stops the Shift Operation and closes Gate CTSG. Exactly 10 shifts have occurred.

The LP of CØCS returns low to the RC of CØDA, kicking CØDA right. CØDA has a 100 us delay to allow the Zero Check lines to stabilize. After 100 us CØDA returns left. The LP of CØDA goes low to the RC of C9G. The RP of C9G releases a positive pulse to the RC and LC of CØG. The left side of CØG is closed by x and  $\div$  Process. The right side of CØG is opened by Zero Check. The RP of CØG releases a negative pulse to the RP of EGD. EGD being pulsed advances the Computer into the next Program Step (as shown on plate 11 .)

In Addition or Subtraction both Zero Checks must be present in order for the circuits to continue functioning. Lack of either Zero Check will cease circuit operation until a repeat signal is given from the Timer Circuit.

# Multiplication and Division Zero Check Operation

Trigger EPP is returned left by a Control Ring Pulse. The LP of EPP returns low to the RC of CØD. CØD goes right for 100 us. The purpose of this 100 us delay is to allow time for the Zero Check lines to stabilize. After 100 us CØD returns left. The RP of CØD goes high to the RC and LC of Gate CØDG.

NOTE: Both sides of CØPG are open. The left side is opened by Zero Check. The right side is opened by x or ÷ Process. The x or ÷ Process Line is low to the RD of ERAZ. The RP of ERAZ is high to the RI of CØPG opening the Gate. In this particular example both sides are open but only the right side is always open in x or ÷ Process.

The plates of CØPG release a negative pulse to the RC and LC of the Diode Gate CØDG.

NOTE: The Diode Gate CØDG is conditioned on both sides by the Check Counter Trigger CT10. If CT10 is left the left side of CØDG is open and if CT10 is right the right side of CØDG is open as shown on plate 19. The CCT is opened to count shifts during EPP in x or ÷ only. As shown on the problem sheet, the Proof Result always has its first digit in 11 M when shifting starts during EPP. The number of shifts required during EPP can vary from zero (22) up to a total of 10. The object of this proof system is to have the Proof Result shifted a total of 10 times before a Zero Check is attempted. This total of 10 is indicated when CT10 goes right. If CT10 is right, the total of 10 shifts has occurred so the right side of CØDG being open pulses CØDA directly. The following is an explanation assuming CT10 is still to be left.

The left side of the Diode Gate CØDG is open so the LP of CØDG releases a negative pulse to the RD of CØCS, triggering CØCS right. The LP of CØCS goes high to the LP of diode ENM1. The left cathode of ENM1 raises the LD of SMC to start a Shift Operation.

NOTE: This time the CCT may have some count already present so the number of shifts required will vary depending upon the M'd value and M'd decimal position.

The RP of CØCS goes low to the RI of CØDD. The RP of CØDD goes high to the RI of the Gate CTSG. This open Gate, CTSG, passes the Shift Pulses into the CCT. A count of 10 in the CCT is indicated by CT10 going right. The LP of CT10 goes high to the RI of CGA. The RP of CGA goes low to the LC of CØCS, triggering CØCS left. CØCS returning left stops the Shift Operation and closes Gate CTSG.

The LP of CØCS returns low to the RC of CØDA, kicking CØDA right. CØDA has a 100 us delay to allow the Zero Check lines to stabilize. After 100 us, CØCS returns left. The LP of CØDA goes low to the RC of C9G. The RP of C9G releases a positive pulse to the RC and LC of Gate CØG.

Up to this point the circuitry has made no definite attempt to differentiate because of lack of a Zero Check. At Gate CØG this attempt is made.

First, assume the lA-lOA Accumulators are zero and the right side of CØG is open. The left side of CØG is also opened by the X or  $\div$  Process. The negative pulse released from the RP of CØG kicks EGD to bring about Step Advance and Step Zeroize. The EGD operation will nullify any operations begun by a pulse from the LP of CØG.

Secondly, assume the A Section does not indicate all zeros. The right side of CØG is closed so EGD cannot be pulsed. The negative pulse released from the LP of CØG is effective and kicks C9T right. The LP of C9T goes high and the following results occur:

- 1. A neon in SK2 is fired to raise the RD of DCCL and lower the cathode of CX as shown on plate 48. This will nullify the KB Detector Circuit. C9T does not raise a KB so a false KB, via SK2 is required to open CX.
- 2. The grids of EØCB are raised so both plates of EØCB conduct. The LP of EØCB lowers the left bias of Accumulator 1M AC stage to prevent Carry Out to Accumulator 2M. The RP of EØCB lowers the LI of PABA to raise Add Bias and call for a cycle of RIG.
- 3. The left bias of EØCB taps off high to the LD of EØCA to open the Gate. The RIG1' Pulse from the cycle of RIG goes through this open Gate to put a negative pulse on the LA Odd Line.

Assuming the A Section to be all nines the negative pulse to Accumulator 1A will bring these nines to zero. The completion of a Numerical Registration is signified by a CX Pulse. The CX Pulse to the RC of C9D pulls C9D right. C9D has a 100 us delay to allow the Zero Check lines to stabilize.

After 100 us C9D returns left, the LP of C9D goes low to the LC of C9T, triggering C9T left. The RP of C9T returns high to the LC of Gate C9G. The LI of C9G is controlled by the Zero Check Line. Assuming Accumulators 1A-10A to be zero this Gate is open. The LP of C9G releases a negative pulse to the RP of EGD. EGD being pulsed advances the Computer into the next Program Step as shown on plate 11.

In the event Gate C9G has been closed because of a Non-Zero Check the circuit operation would cease until a repeat signal occurs from the Timer Circuit.

### COMPLEMENTIZE

# Plate 20C

Complementize is the term employed, in an Addition or Subtraction Process, when the numerical result is negative. The actual value, not the complement, must be placed in Storage. Whenever the answer is negative, because of a subtraction, the normal Computer operation gives a complement answer. A subtraction is the difference between two numbers. For example: 8-5 = 3 or 5-8 = -3. The difference between the two subtractions is the sign of the answer. In Complementize this fact is used so that when an answer is negative the signs of the two numbers are reversed giving a true value instead of a complement value. The negative sign of the answer is re-tained to go with the true value.

### Operation

The operation of this circuit covers the entire control circuit time from EM to EPP. To assist in tracing this circuit the Work Sheet problem will be used as a typical example of the circuit operation.

## Line 1

Calculator Zeroize - All Triggers on this circuit are Zeroized left.

#### Line 2

Minidend Decimal Complement - At this time EM is right so the LP-EM is high to the LI-EMA. The LP-EMA goes low through the diode ENM to pull PAMD right. PAMD is a 250 us delay for KB to rise.

KB conditions the Minus Neon Common Line low (no negative value). MC4 is cut off because of this low line. The LP-MC4 is high to LI-MC5 so the plates of MC5 are low to the RP-MCX. The RP-MC4 is tied to the LP-MC6. MC6 has a low plate since the RP of MC2 is high to the LI of MC6. This holds the LP-MCX low. Both plates of diode MCX are low so the cathodes of MCX are low to Gate PSIG, holding this Gate closed. After 250 us PAMD returns left sending its RP high to the LC of the closed Gate PSIG. PSIG being closed stops the circuit operation at this point.

### Line 3

Minidend Numeric Registration - This registration has no function in this circuit at this time.

### Line 4

Subvisor Decimal - This operation is the same as line 2 except ES and ESA are used instead of EM and EMA. The subvisor is a positive number even though it is to be subtracted (Subtract Process).

#### Line 5

Minidend Shifted until the Decimal Counter reaches 22 - This Shift

Operation requires 21 shifts, according to the work sheet. The first 16 of these shifts are counted in the Check Counter (see plate 41). These shifts will cause CTll to go right. CTll controls the conditioning of Gate PSOC. CTll will be right, and will open the left side of PSOC and close the right side of PSOC.

### Line 6

Subvisor Decimal Complement - This operation has no function in this circuit.

#### Line 7

Subvisor Numeric Registration - The Subvisor value is larger than the Minidend Value so when the subtraction takes place a series of overcarries will occur. Accumulator 11A goes into overcarry and when the TC Trigger in 11A is returned left the RP-AC returns high to the LI of PS11. The RP-PS11 returns low to the RC and RI points of P11C. The RP of P11C releases a positive pulse to pin 6 and out pin 5 to the LC of PS0C. This Gate was previously conditioned open. The LP-PS0C releases a negative pulse to the RC and LC of PAC, triggering PAC right. PAC going right closes the right side of MC1 and opens the left side of MC1.

The overcarries continue around to Accumulator 11M. The TC Trigger in 11M goes right and the RP-AC goes low to the LI of C11M. The RP-C11M goes high to the RC of PSOC. The right side of PSOC was previously conditioned closed (CT11 is right).

The S'r Numerical Registration is completed (CX Pulse) and a Control Ring Pulse is released. The Control Ring Pulse returns ES left. The RP-ES returns high to the RC and LC of Gate MC1. As previously stated, the left side of MC1 is open (PAC right). The LP-MC1 releases a negative pulse to the RP of MC2, triggering MC2 right.

### Line 8

Calculator Zeroize - MC2 goes right and the LP-MC2 goes high to the RC of MC6. The RP-MC6 releases a negative pulse to the RP of EZ. When EZ is pulsed the step is started over and all Triggers, except MC2, in this circuit are Zeroized left.

### Line 9

Minidend Decimal Complement - As stated under line 2 PAMD is pulsed right for 250 us. The Minus Neon Common Line is still low which holds the RP of MC4 cutoff. MC2 being on the right holds the LP of MC6 cutoff. The high from the RP-MC4 and LP-MC6 raises the LP of diode MCX. The cathodes of MCX go high to the LI of PSIG and open this Gate.

After 250 us PAMD returns left and the RP-PAMD goes high to the LC of the open Gate PSIG. The LP-PSIG releases a negative pulse to the RC-PSIG. The RP-PSIG releases a positive pulse to the RC and LC of Gate PS.

NOTE: The Process is Subtraction so the RK-PIAS is low. The RP-PIAS is low to the RI-PPI. The RP-PPI is high to the LI-PS opening this side of the Gate. The right side of PS is closed because of no x or  $\div$  Process

The LP-PS releases a negative pulse to the RC of PAM, triggering PAM' right. PAM being on the right will reverse the normal SB procedure as shown on plate 44.

# Line 10

Minidend Numeric Registration - The M<sup>1</sup>d is normally added but because PAM is right, as explained under line 9, the Subtract Bias will be raised. The Accumulators were zero so when the M<sup>1</sup>d was subtracted a series of overcarries will occur. Accumulator 11A goes into overcarry and when the TC Trigger in 11A is returned left the RP-TC returns high to the LI of PS11. The RP-PS11 returns low to the RC, RI points of P11C. The RP-P11C releases a positive pulse to pin 6 and out pin 5 to the LC of PS0C. The Gate is closed.

NOTE: CTll was Zeroized left on line 8. This opens the right side of PSOC and closes the left side.

The overcarries continue around to Accumulator 11M. The TC Trigger in 11M goes right and the RP-TC goes low to the LI of CllM. The RP-CllM goes high to the RC of PSOC. This side of the Gate is open so the RP-PSOC releases a negative pulse to the RC and LC of PAC, triggering PAC right.

The M<sup>®</sup>d Numerical Registration is completed (CX Pulse) leaving the M<sup>®</sup>d complement value in the Accumulators. DRB returns left to kick PDAM right for 25 us. PDAM returns left sending its LP low to return PAM left.

### Line 11

Subvisor Decimal - This operation is the same as line 9. PAM again will be triggered right.

# Line 12

Minidend Shifted until the Decimal Counter reaches 22 - This operation is the same as line 5. CTll again will be triggered right.

# Line 13

Subvisor Decimal Complement - This operation has no function in this circuit.

# Line 14

Subvisor Numerical Registration - The S<sup>¶</sup>r value is larger than the M<sup>¶</sup>d value so when the addition takes place (PAM is right) another series of overcarries will occur. Accumulator 11A goes into overcarry and when the TC Trigger in 11A is returned left the RP-TC returns high to the LI of PS11. The RP-PS11 returns low the RI, RC points of P11C. The RP of P11C releases a positive pulse to pin 6 and out pin 5 to the LC of PS0C. This Gate was conditioned open on line 12 when CT11 went right. The LP-PS0C releases a negative pulse to the RC and LC of PAC,

triggering PAC back left (went right on line 10). PAC returning left opens the right side of MCl and closes the left side of MCl.

The overcarries continue around to Accumulator 11M. The TC Trigger in 11M goes right and the RP-TC goes low to the LI of Cl1M. The RP-Cl1M goes high to the RC of PSOC. The right side of PSOC was previously conditioned closed (CT11 is right).

The S'r Numerical Registration is completed (CX Pulse) and a Control Ring Pulse is released. At this same time DRB kicks PDAM right for 25 us. PDAM, on its return, goes low to the LC of PAM returning PAM left. The Control Ring Pulse returns ES left. The RP-ES returns high to the RC and LC of Gate MC1. As previously stated, the right side of MC1 is open (PAC is left). The RP-MC1 releases a negative pulse to the RP of ER, triggering ER right.

Line 15

Storage Decimal - This operation has no function in this circuit.

Line 16

Result is shifted until the Decimal Counter reaches 22 - This operation has no function in this circuit.

Line 17

Test RIG - This operation has no function in this circuit.

Line 18

Result is placed in Storage - The numerical value has been aligned with the Storage Decimal and is held in the Accumulators ready to be set in Storage. Flip Flop MS goes right to set Storage. The value is correct in the Accumulators but a negative sign must accompany this value. MC2 is right and the RP-MC2 is low to the LI-MC6. The LD of MC6 goes low to the RD of MC7. The RP of MC7 is cutoff but is connected to the LP of  $\emptyset$ C2 which must also be cutoff in order for this line to be free to go high. The result has a numerical value so the Zero Check lines to the grids of  $\emptyset$ 9C will be high. The plates of  $\emptyset$ 9C are low to the LI of  $\emptyset$ 9M, tapping off low to the LI of MC8. The LP-MC8 goes low to the LI of SSRO to condition firing the Minus Bit as shown on plate 46. The LP-MC8 also goes low to the LI of MC7. The LP-MC7 goes high to open the Minus Branch Gate EBG as shown on plate 38.

NOTE: In the event the result, in the A Section, is zero at this time, both Minus Branching and conditioning the Minus Bit would be defeated. Any zero answer will always be a positive indication.

# Line 19

B-2 Zeroize - This operation has no function in this circuit.

NOTE: CT11 is not B-2 Zeroized.

Proof Minidend Decimal Complement - This operation is the same as line 9 except EFM and ENM1 are employed to kick PAMD. PAM is again triggered right.

## Line 21

Proof Minidend Numerical Registration - The result is a negative value but PAM is left so the Add Bias will be raised and the Result value added into the Accumulators. When the cycle of RIG is completed (CX Pulse) DRB returns left to kick PDAM. PDAM returns left after 25 us to return PAM left.

#### Line 22

Proof Subvisor Decimal - Same as line 11.

### Line 23

Proof Minidend shifted until the Decimal Counter reaches 22 - This operation has no function in this circuit.

### Line 24

Proof Subvisor Decimal Complement - Same as line 13.

### Line 25

Proof Subvisor Numerical Registration - The Proof Subvisor value will be subtracted since PAM is on the right. The Proof S'r value is larger than the Result value so a series of overcarries will result. Accumulator 11A goes into overcarry and when the TC Trigger in 11A is returned left the RP-TC returns high to the LI of PS11. The RP-PS11 returns low to the RI, RC points of P11C. The RP-P11C releases a positive pulse to pin 6 and out pin 5, to the LC of PSOC. This Gate was conditioned open on line 12 when CT11 went right. The LP-PSOC releases a negative pulse to the RC and LC of PAC, triggering PAC right.

The overcarries continue around to Accumulator 11M. The TC Trigger in 11M goes right and the RP-TC goes low to the LI of C11M. The RP-C11M goes high to the RC of PSOC. The right side of PSOC was previously conditioned closed (CT11 is right).

The completion of the Proof S'r Numerical Registration (CX Pulse) returns DRB left to kick PDAM. After 25 us PDAM returns left to kick PAM back left.

#### Line 26

Minidend Decimal - This operation is the same as line 9 except EPP is used instead of EM.

Line 27

Proof Result Shifted until the Decimal Counter reaches 22 - This operation has no function in this circuit.

Minidend Numerical Registration - This operation does not have a direct bearing on this circuit but some explanation will be given to show how the Accumulators become zero. As shown on plate 18, the fact that PAC and EPP are both right, allows the RIGL' Pulse to be released onto the IM Odd Line. IM has a nine value so the addition of the one creates an overcarry. All other Accumulators are nines so this overcarry is extended to all other Accumulators. The carries are finally satisfied when 11A completes its carry-out to put a one in IM. This enables the Accumulators to be zero when the Zero Check Operation is called for.

Line 29

Zero Check - This operation has no function in this circuit.

Line 30

Shift 10 - This operation has no function in this circuit.

Line 31

Zero Check - This operation has no function in this circuit.

			N	<b>N</b> -	- 9	SE	:C	T	IC						7-	S	E	С	T	10						
	PROCESS				R	CA	LC P	. C 0 I	NEC	). <b>Г</b>			1				N	IP	U	T		- - - - -		CO	UNT	ER
		11	10	9	8	7	6	5	4	3	2	[1]	11	10	9	8	7	6	5	4	3	2		DEC	M-D	ССТ
	INIDEND	T				†		1				12		1 T		1	1	1	1				1.015		1	
	UBVISOR	1										13					3	3	3	3		· .		-		
S	TORAGE DECIMAL											16														
11	CALC. ZEROIZE																n sa si			1						
2	M'D DEC. COMPL.	ļ				ļ	<u> </u>		ļ					ļ	ļ	<b> </b>	· · · .	ļ						10		L
3	M'D NUM. REG.	<u></u>	<u> </u>		L		ļ		L							1	1	1	1					10		
4	S'R DECIMAL	ļ			ļ	ļ										11	1	11	1	L				1	····	
5	M'D SHIFTED DCR AT 22	ļ				ļ		ļ	ļ							ļ	1	1	1	1			93	22	1 M.	L
6.	S'R DEC. COMPL.				ļ		<b>_</b>	PA	<u>¢-r</u>								1	1	1	1			- 4.	9		CT11
7.	S'R NUM. REG.	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	7	7	7	7	9	9	9	9		CT11
8	CALC. ZEROIZE	0		0	0	0	0	0	0	0	0	0	0		0		0	0	0	0	0	0	0	0	·····	0
12.	M'D DEC. COMPL.	ļ	P	AC-	R	ļ	ļ												1					10		0
r D.	M'D NUM REG.	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	9	10		0
÷ 11	S'R DECIMAL	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	9	1	an a	0
~ <u>1</u> 2.	M'D SHIFTED DCR AT 22	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	22		CT11
13.	S'R DEC. COMPL.	9	9	9	9	9	9	9	9	9	9	. 9	9	9	9	9	8	8	8	8	9	9	9	9	1	CT11
14.	S'R NUM. REG.	ļ	1					-	P	AC-1							2	2	_2	2				9		CTII
15.	STOR. DECIMAL																2	2	2	2				3		CT11
16.	RES. SHIFTED DCR AT 22				ļ															2	2	2	2	22		CTII
17.	TEST RIG																1.0			2	2	_2	_2	22		CT11
18.	RES. TO. STOR.																			2	2	_2	2	22		CT11
19.	B-2 ZEROIZE						ļ						0	0	0	0	0	0	0	0	0	0	0	22		CT11
20.	PR. M'D. DEC. COMPL.	1	<u> </u>				<u> </u>													tay'				6		CT11
21	PR. M'D NIM. REG.	ļ		ļ		ļ		-	ļ					<b> </b>						2	_2	_2	_2	6		CT11
22.	PR. S'R DECIMAL																			2	2	2	_2	19		CT11
23.	PR. M'D SHIFTED DCR AT 22	<u> </u>	-	1 · · · · ·			ļ										2	2	2	2				22	ge i se	CT11
24	PR. S'R DEC. COMPL.				ļ			PA	C-R								2	2	2	2				9		
25	PR. S'R NUM. REG.	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	9	· .	CT11
26	M'D DECIMAL	9	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	21		CT11
27.	PR. RES. SHIFTED DCR AT 22	9	9	9	9	9	9	9	9	9	9	9	9	9	9	8	8	8	8	9	9	9	9	22		CT11
28	M'D NUM. REG.			1			L					1		1		1	1	1	1					22		CT11
28.	M'D NUM. REG.	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	22		CT11
29	ZERO CHECK											1												22		CT11
B0.	SHIFT 10	1																		1				10		CT10
B1.	ZERO CHECK	11																						10		СТІО

# MULTIPLICATION PROCESS

## Work Sheet

This work sheet shows the procedure the Computer follows in order to multiply two numbers together, store the result and prove the answer. The procedure will be the same in any Multiplication Problem where both the multiplier and multiplicand are values other than zero. The only variations will occur in the numerical values and decimal position.

The problem used as an example has the following values:

Minidend	Vl		-33.33		6/5	Decimal
Subvisor	<b>V</b> 2		33.88		4/3	Decimal
Result	R				1/0	Decimal

### CALCULATOR ZEROIZE

### Plate 110

### Line 1

Calculator Zeroized - All Triggers are normalized including Accumulators, Counters and Control Triggers. Storage is Zeroized.

#### MINIDEND REGISTRATION

### Plate 130

Line 2

Minidend Decimal Complement is registered in the Decimal Counter.

Line 3

Minidend Numerical Registration is made (cycle of RIG). The M<sup>4</sup>d value is registered in the Accumulators.

#### MULTIPLICATION PROCESS CALL

# Plate 220

Line 4

Subvisor Decimal Complement is added in the Decimal Counter.

Line 5

The M-D Constant of 17 is added in the Decimal Counter.

### MULTIPLICATION PROCESS

# Plate 230

# Line 6

The Minidend is shifted until its first digit reaches Accumulator 11M. All shifts are counted in the Decimal Counter. Only the first 11 shifts are counted in the M-D Counter.

Line 7

First Subvisor Addition is made. The S<sup>i</sup>r Numerical Registration is made (cycle of RIG). A one is subtracted from the M<sup>i</sup>d digit in 11M.

## Line 8 and 9

The Subvisor Additions continue until the digit in 11M reaches zero.

Line 10

Shift until a digit reaches 11M. This shift is counted in both the Decimal and M-D Counter.

Line 11, 12 and 13

The Subvisor is added until the digit in 11M reaches zero.

Line 14 to 21

Shifts occur until a digit reaches 11M. The S<sup>1</sup>r is added until 11M reaches zero. This operation of shifts and S<sup>1</sup>r Additions will continue until the M-D Counter reaches 22. Any number that reaches 11M after the M-D Counter reaches 22 must be a Result digit.

# Line 22

Shift until a digit reaches 11M. By this time the M-D Counter has reached 22 so the digit that arrives in 11M must be a Result digit. This is the completion of Multiplication.

# Line 23

B-2 Zeroize. The A Section and M-D Counter are Zeroized leaving a maximum of 11 Result digits.

RESULT TO STORAGE

Plate 150

### Line 24

The Storage Decimal is added in the Decimal Counter.

The Result is shifted to align with the Storage Decimal. This alignment is indicated by the Decimal Counter reaching 22.

Line 26

Test RIG. A numerical registration (cycle of RIG) of Storage is made. This value is zero.

Line 27

Result to Storage. Any digits in Accumulators 1A to 10A will be set in Storage.

Line 28

B-2 Zeroize. Accumulators 1A-11A are Zeroized leaving the Result in Storage.

#### PROOF MINIDEND REGISTRATION

Plate 16C

Line 29

Proof Minidend Decimal Complement is registered in the Decimal Counter.

Line 30

Proof Minidend Numerical Registration is made (cycle of RIG). The Result value is added in the A Section.

DIVISION PROCESS CALL

Plate 240

Line 31-96

See Division Work Sheet for this operation from line 4-61 for theory of operation.

### MINIDEND SUBTRACTION

# Plate 18C

Line 97

Minidend Decimal is added in the Decimal Counter.

Proof Result is shifted to align with the M<sup>t</sup>d Decimal. This alignment is indicated by the Decimal Counter reaching 22. These shifts are also counted in the Check Counter.

## Line 99

Minidend Numerical Registration is made (cycle of RIG). The value in the Accumulators is now zero in this problem. It is possible, in some problems, for the Accumulators to have a value of nines.

## ZERO CHECK

### Plate 190

# Line 100

A Shift Operation occurs to bring the count in the Check Counter to 10. In this particular problem 3 shifts are required. The number of shifts will vary from zero to ten depending upon the problem.

## Line 101

A Zero Check is now made in Accumulators 1A to 10A. In this particular problem the Zero Check is successful. If the Zero Check is not successful, because of nines, a one is added to 1A to create a Zero Check condition.

		N	Λ-	-S	SE	С	T	IC	)N	J			A	1-	S	E	С	T	10						
PROCESS				( R	CA EF	LC P	. D 01	EC N	). T							N	IP	Ū	T				CO	UNT	ER
	11	10	9	8	7	6	5	4	3	2			10	9	8	7	6	5	4	3	2	1	DEC	M-D	CCT
MINIDEND	an a								T		11				_	3	3	3	3			t			1
SUBVISOR											13							3	3	8	8				
STORAGE DECIMAL											16														
CALC. ZEROIZED																									
M'D DEC. COMPL.									1											1			11		1
. M'D NUM. REG.															1	3	3	3	3				11		Τ
S'R DEC COMPL.														1944 A		3	3	3	3				20		
CONSTANT 17										I						3	3	3	3		1.1		15		1
SHIFT 1st DIGIT IN 11M	3	3	3	3												. <sup>20</sup>							8	11	CTT1
. lst S'R ADD	2	3	3	3														3	3	8	8		8	11	СТТТ
2nd S'R ADD	1	3	3	3														6	7	7	6		8	11	СТ11
ard S'R ADD	0	3	3	3					1								1	0	1	6	4		8	11	CT11
SHIFT-DIGIT IN 11M	3	3	3													7	0	3	15	4			9	12	CT11
. 1st S'R ADD	2	3	3													1	0	5	0	2	8		9	12	CT11
2. 2nd S'R ADD	1	3	3			1.1										7	0	8	4	7	6		9	12	СТТТ
3. 3rd S'R ADD	0	3	3		1.12	1.000										1	1	1	8	0	4		9	12	CTII
SHIFT-DIGIT IN 11M	3	3													1	1	1	8	0	4			10	13	CT11
i. 1st S'R ADD	2	3													1	1	2	1	4	2	8		10	13	СТТТ
. 2nd S'R ADD	1	3		1.1											1	1	2	4	8	1	6		10	13	CT11
'. 3rd S'R ADD	0	3				1.2									1	1	2	8	2	0	4		10	13	CT11
B. SHIFT-DIGIT IN 11M	3													7	1	2	8	2	0	4			11	14	Стл
lst S'R ADD	2													7	1	2	8	5	Δ	2	8		11	14	CT11
2nd S'R ADD	1													7	1	2	8	8	ß	1	6		11	1/	CTTT
- 3rd S'R ADD	0													1	1	2	9	2	2	Ō	4		11	14	CTI
SHIFT-DIGIT IN 11M	11	1	2	9	2	2	0	4														1	2	22	CT11
$B_{-2}$ ZEBOIZE	1	1	2	9	2	2	0	4															2	0	P P
STOR, DECIMAL	11	1	2	9	2	2	10	4															18	0	1^~
RES SHIFT DCB AT 22	12	2	10	1	1-	6													1	1	2	9	22		1
TEST BIG	12	2	10	4											nd de la Constant						2	ģ	22		1
7 RES TO STOR	2	2		Δ														-	1	1	2	ģ	22		
B-2 ZEROIZE	12	2	tõ									0	0	0	0	0	0	0		1	0	10	22	· · · · ·	†
PR. M'D DEC. COMPL.	2	2	tň									Ť		<u> </u>	۲ –	<u> </u>					<u> </u>		6		1
PR MID NIM RHA	2	12	1 n	4															1	$\left  \frac{1}{1} \right $	2	9	6		<u> </u>
PR STR DECTMAT	12	2	1 n																7		2	á	19		ł
	-1-6	1 6	H G	4											-				<u> </u>	1	4	2			───

			N	<b>N</b> -	- 5	SE	C:	T	IC	)N	l ·			ŀ	1-	S	E	С	T	10		J				
	PROCESS		-		( R	CA EF		. D 01	EC N	). T						1	N	P	U	T				CO	UNT	ER
		l l	10	9	8	7	6	5	4	3	2	1	11	10	9	8	7	6	5	4	3	2		DEC	M-D	ССТ
M	INIDEND				1	Ι						11				_	3	3	. 3	3			Ţ,			
S	UBVISOR											13							3	3	. 8	8	ĺ			
S	TORAGE DECIMAL											16														
33.	SHIFT DIGIT IN 11M	1	1	2	9	2	2	0	4															10	12	
34	1st PR. S'R TRIAL SUB'T.	1	1	2	9	2	2	0	4			2	9	9	9	9	9	9	6	6	l	2	L	10	12	
35.	PR. S'R ADD BACK	11	1	2	9	2	2	0	4															10	12	
36.	SHIFT 1 POSITION	1	2	9	2	2	0	4															1	11	12	
37.	1st PR. S'R TRIAL SUBT.	11	2	9	2	2	0	4				2	9	9	9	9	9	9	6	6	1	2	1	11	12	
38.	PR. S'R ADD BACK	1	2	9	2	2	0	4															1	11	12	
39.	SHIFT 1 POSITION	2	9	2	2	0	4															1	1	12	12	
40.	lst PR. S'R TRIAL SUB'T	2	9	2	2	0	4					2	9	9	9	9	9	9	6	6	1	3	1	12	12	
41.	PR. S'R ADD BACK	2	9	2	2	0	4															1	1	12	12	
42.	SHIFT 1 POSITION	9	2	2	0	4												·			1	1	2	13	12	
43.	lst PR. S'R TRIAL SUBT.	9	2	2	0	4						2	9	9	9	9	9	9	6	6	2	3	2	13	12	
44.	PR. S'R ADD BACK	9	2	2	0	4										-					1	1	2	13	12	
45.	SHIFT 1 POSITION	2	2	0	4															l	1	2	9	14	12	
46.	lst PR. S'R TRIAL SUB'T.	2	2	0	4	1						2	9	9	9	9	9	9	6	7	2	4	9	14	12	
47.	PR. S'R ADD BACK	2	2	0	4	1	1	1	1	1										]	]	2	9	14	12	
48.	SHIFT 1 POSITION	2	0	4		1	1	1	1										٦	1	2	9	2	15	12	
49.	1st PR. S'R TRIAL SUB'T.	2	0	4	1		1	1		1	İ	2	9	9	9	9	9	9	7	7	4	1	2	15	12	
50.	PR. S'R ADD BACK	2	0	4		1	1												ī	1	2	9	2	15	12	
61.	SHIFT 1 POSITION	10	4	1	1		1	1	1									1	ī	2	9	2	2	16	12	
62	1st PR. S'R TRIAL SUB'T	10	1	1		1			1	1		7							7	9	0	Δ	2	16	12	
63.	2nd PR. S'R TRIAL SUB'T	1 n	4	<u>†</u>		1	1		1	İ		2							4	5	1	6	2	16	12	
54	3rd PB S'B TRIAL SUB'T	1 n	Δ	1	1	1	1					3								1	2	8	2	16	12	
55	Ath PR SIR TRIAL SUBIT			+	<u> </u>	<u>+</u>	<u>†</u>	t	<u> </u>			5	q	9	9	9	q	9	7		Δ		2	16	12	
56	PR SIR ADD BACK						1					2							- 1	1	2	R	2	16	12	
67	SHIFT I POSTTION	TA		+	†	1	<u> </u>				3							٦		2	2 Q	2	n n	17	13	
60	Jet PR SIR TRIAL SURIT			+	+	+	1	<b>†</b>			2									- Q	9		T n	17	12	
<b>F</b> a	2nd PR SIR TRIAL SUBIT			+	<u> </u>	+	t	<u> </u>	<u> </u>		2	け								5		6		17	12	1
50	2nd DR CIR TRIAL OUD'I	+4	<u> </u>	+	+	<u> </u>	t	<u> </u>	<b> </b>		2	5							7	ر ٦	1			17	12	
k1	A+h DR SIR TRIAL SUDIT	$+\frac{4}{\Lambda}$	<u> </u>	+	+	1	<b>†</b>	+			2	5	a	a	a	a	a	a			く 1		H n	17	$\frac{13}{13}$	
P1.	TO GID AND DACK	+4				╂───	+		<del> </del>		2													17	12	
P6.	CUTER 1 DOGTETON	+4	<u> </u>	1 .			<del> </del>		<del> </del>	-		1						7						10		
<b>D</b> 3.	Jet DB GIB TAT GIDIM			+	<u> </u>	<del> </del>		<u> </u>		3	1								井		0		4	10	1/	<u> </u>
04.	ISU FR. D'R IRIAL SUB'T		L	<b>_</b>	L		L	<u> </u>	I	ť	ئـــــا			L					(	(			14	18	<u> </u>	L

•

		N	۸-	·S	E	С	T	IC	)N				4	1-	S	E	С	T	10		N				
PROCESS				R	CA EF	LC P	. D 01	EC N1	• Г						]	N	IP	U	T				CO	UNT	ER
	11	10	9	8	7	6	5	4	3	2	1		10	9	8	7	6	5	4	3	2	1	DEC	M-D	CCT
MINIDEND											77					3	3.	3	3			T			1
SUBVISOR											13							3	3	8	8				
STORAGE DECIMAL											16														
65. 2nd PR. S'R TRIAL SUB'T.									3	3	2							4	4	0	4	4	18	14	
66. 3rd PR. S'R TRIAL SUB'T									3	3	3				Í .			1	Ó	1	6	4	18	14	
67. 4th PR S'R TRIAL SUB'T									3	3	5	9	9	9	9	9	9	7	6	2	8	4	18	14	
68. PR S'R ADD BACK									3	3	3							1	0	1	6	4	18	14	
69. SHIFT 1 POSITION								3	3	3							1	0	1	6	4		19	15	
70. 1st PR S'R TRIAL SUB'T								3	3	3	1							6	7	7	6		19	15	
71. 2nd PR S'R TRIAL SUB'T								3	3	3	2							3	3	8	8		19	15	1
72. 3rd PR S'R TRIAL SUB'T								3	3	3	3							0	0	0	0		19	15	
73. 4th PR S'R TRIAL SUB'T								3	3	3	5	9	9	9	9	9	9	6	6	1	2		19	15	
74. PR S'R ADD BACK								3	3	3	3								а. 1911 г. н.				19	15	
75. SHIFT 1 POSITION							3	3	3	3			5. S. S.				-						20	16	
76. 1st PR S'R TRIAL SUB'T							3	3	3	3	2	9	9	9	9	9	9	6	6	٦	2		20	16	
77. PR S'R ADD BACK							3	3	3	3													20	16	
78. SHIFT 1 POSITION						3	3	3	3														21	17	
79. TRIAL SUB'T						3	3	3	3		2	9	9	9	9	9	9	6	6	1	2		21	17	1
80. ADD BACK						3	3	3	3														21	17	1
81. SHIFT					3	3	3	3	Ŭ														22	18	
82. TRIAL SUB'T					3	3	3	3			2	9	9	9	9	9	9	6	6	1	2		22	18	
83. ADD BACK					3	3	3	3											1				22	18	
84. SHIFT				3	3	3	3										<b></b>		1				1	19	
85. TRIAL SUB'T			2014) 19	3	3	3	3				2	9	9	9	9	9	9	6	6	7	2		1	19	
86. ADD BACK				3	3	3	3																7	19	
87. SHIFT			3	3	3	3									1								2	20	
88. TRIAL SUB'T			3	3	3	3					2	9	9	9	9	9	9	6	6	1	2		2	20	
89. ADD BACK			3	3	3	3																	2	20	
90. SHIFT		3	3	3	3																		2	21	
91. TRIAL SUB'T		3	3	3	3						2	9	9	9	9	9	9	6	6	1	2		2	21	1
92. ADD BACK		3	3	3	3										<b>F</b>						1-		2	21	1
93. SHIFT 1 POSITION	3	3	3	3																			Δ	22	1
94. TRIAL SUB'T	3	रि	3	3							2	9	9	9	9	9	9	6	6	1	2		4	22	1
95. ADD BACK	1 7	1 7	3	3			i dar																Δ	22	1
$96 \cdot B-2$ ZEBOIZE	1 7	7	2	2																			4	0	1

			N	<b>Л</b> -	-S	SE	C.	T	IC		J		ļ	1-	S	E	С	T	10		V			
	PROCESS				R			. D 01	EC N <sup>°</sup>	; <b>r</b>						N	IP	U	T			 CO	UNT	ER
		11	10	9	8	7	6	5	4	3	2	l	10	9	8	7	6	5	4	3	2	DEC	M-D	ССТ
	MINIDEND											11			-	3	3	. 3	3					
	SUBVISOR							ļ		ļ	_	13	 	L			ļ	3	3	8	8	 		
	STORAGE DECIMAL					┨───						_16	 									 		
	97, M'D DECIMAL	3		3	3											2	2	2	2			 15		7
	99. M'D NIM, BEG.	1											 			0		0	0			 22		7
	100. SHIFT 3 CCT=10															<u> </u>	Ŭ	Ŭ	<u> </u>			3		Ст10
	101. ZERO CHECK																							
						L							 									 		· · · · · · · · · · · · · · · · · · ·
													 				· · · · ·							
0						<u>}</u>																 		
ы В													 									 		
6																								
						1																		
							ļ	ļ																· · · · · · · · · · · · · · · · · · ·
						┟───							 									 		
							<u> </u>						 									 		
						<u> </u>	<u>}</u>																	
			-										 											
																			· ·					
						ļ	ļ																	
				-									 									 		
						<u> </u>	<u> </u>						 									 		
													 		-								·····	
						<u> </u>																		

### MULTIPLICATION DIVISION COUNTER

## Plate 210

This Counter is employed in the Multiplication or Division processes only. The method of reading the Counter is the same as the Decimal Counter. The Counter receives its count from Shift Pulses and is conditioned opened or closed to accept these pulses. The actual operation of this Counter will be explained when it is used in Multiplication or Division, see plates 23 or 25. The main purpose of the Counter is to keep track of the Result value so the Computer knows when the actual Multiplication or Division process is completed.

#### General Operation

Gate PGMD controls the admission of Shift Pulses into the M-D Counter. This Gate has a cathode control which is conditioned by the Multiplication or Division Process. The left input to the Gate is controlled by the RP of Trigger PDB so that the Gate can be opened or closed during the Process. The M-D Counter has a capacity of 22.

#### MULTIPLICATION PROCESS CALL

## Plate 220

This circuit is the prelude to the actual Multiplication Process. The Process Call Circuit prepares Gates, KB and makes the proper Decimal Registrations. This circuit is the preliminary for plate 23.

#### Operation

Trigger EM is returned left by a Control Ring Pulse. The LP of EM returns low to the RC of ES, triggering ES right. The LP of ES goes high to the LI of ESA. The LP of ESA goes low to LI of ESK and to diode ENM to check for Minus Factor. The K of ESK goes low to all ESF stages finding one stage which conducts to raise KB as shown on plate 38.

The RP of ES goes low to the LI of EP2 to check on Process. The LP of EP2 is cutoff and connected to the LP of EIM which is also cutoff (X Process). The LP of EP2 and LP of EIM raise the plates of diode EIM1. The LK of EIM1 raises the LI of DPG1, opening the Gate. The RK of EIM1 raises the RI of DMD, tapping off the RD of DMD to the LD of PMP as shown on plate 23. The RP of DMD goes low to the RP of DEM. The RP of DEM going low lowers the DBC cathode line to condition for a Decimal Complement Registration. The LP of DEM goes high to the RC of DEA1 and also high to DET raising the DBT cathode line. The RP of DEA1 releases a negative pulse to the RP of DEA, kicking DEA right.

After 150 us DEA returns left and the LP of DEA returns low to the RC of DP1 starting a cycle of Decimal Registration. This will be a Decimal Complement Registration since the DBC cathode line is low.

After 25 us DP1 returns left and the LP of DP1 goes low to the LC of DA1-16. The LP of DA1-16 releases a positive pulse to the LC and RC points of Gate DKG. DKG is open on the right since Trigger DK is left at this time. The RP of DKG releases a negative pulse to the RP of DP2 to continue the Decimal Registration.

The completion of a Decimal Registration is signaled by a negative pulse from the RP of DIC to the RC of DA1-16. The RP of DA1-16 releases a positive pulse to the LC of the open Gate DPG1. The LP of DPG1 releases a negative pulse to the RC and LC points of DK, triggering DK right. The RP of DK goes low to the RI of DKG, closing the right Gate. The LP of DK goes high to the LI of DKG, opening the left Gate. The LD of DKG taps off high to open DI1 and DB16, as shown on plate 4, to condition the Decimal Counter Gates for a Constant 17 Registration. The LP of DK also goes high to the LC of DEA1. The LP of DEA1 releases a negative pulse to the RP of DEA, kicking DEA right.

After 150 us DEA returns left and the LP of DEA returns low to the RC of DP1 starting a cycle of Decimal Registration. This registration will be to register the M-D Constant of 17. The value of 17 is a correction factor needed because of the Calculator Decimal Reference Point Location.

After 25 us DP1 returns left sending the LP of DP1 low to the LC of DA1-16. The LP of DA1-16 releases a positive pulse to the RC and LC points of Gate DKG. The left side of DKG is open (DK is right). The LP of DKG releases a negative pulse to the RP of DP16. The only decimals registered were the 1 and 16 for a total of 17.

The completion of a Decimal Registration is signaled by a negative pulse from the RP of DIC to the RC of DA1-16. The RP of DA1-16 releases a positive pulse to the LC of the open Gate DPG1. The LP of DPG1 releases a negative pulse to the RC and LC points of DK, returning DK left. DK returning left reconditions DKG open on the right and closed on the left. The RP of DK returns high to the LC of PMM to start shifting the M<sup>4</sup>d to 11M. This operation is shown on plate 23.

#### MULTIPLICATION PROCESS

### Plate 23C

This circuit shows the controls required to perform the Multiplication Operation. The Computer does this operation as follows:

- 1. Shift the first M<sup>®</sup>d digit to 11M.
- 2. Add the S<sup>i</sup>r in the A Section and for each addition decrease the llM digit by one.
- 3. When the 11M digit reaches zero, shift the next digit into 11M.
- 4. Add the S'r in the A Section as before.
- 5. Continue this process counting each shift in the M-D Counter.
- 6. When a digit arrives in 11M and the M-D Counter has reached or
- exceeded 22 the Multiplication Operation has been completed.
- 7. Zeroize the A Section so only a maximum of 11 Result digits remain.

### Operation

This circuit is best explained when a specific problem is employed as an example.

The Work Sheet problem, line at a time, will be this example.

Lines 1 to 3 are not shown in this circuit.

Line 4

Subvisor Decimal Complement Registration - This operation is shown on plate 22. The preparation on plate 22 will raise the LD of PMP. The LP of PMP goes high to the following.

- 1. The RI of PSG The RP of PSG goes low to the LI of PSGK. The K of PSGK goes low to the K of PGMD, opening this Gate.
- 2. The RI of PMG opening this Gate. The RD of PMG taps off high to RD of PDX, RD of PDMS and the right bias of PZG. PDX and PZG are now opened but PDMS still has a high cathode.

These Gates will remain open all during the ES Control Circuit Operation.

Line 5

Constant 17 is registered in the Decimal Counter. This operation is not shown on this circuit (DK right).

#### Line 6

Shift Operation until the first M<sup>®</sup>d digit arrives in 11M. Trigger DK returns left sending the RP of DK high to the LC of PMM. The LP of PMM releases a negative pulse to the RP of PMD2, kicking PMD2 right. PMD2 has a 25 us delay which at this time serves no purpose.

After 25 us PDM2 returns left. The LP of PMD2 returns low to the RC of PM1, triggering PM1 right. The LP of PM1 goes high to the LP of diode SI-1. The cathodes of SI-1 go high to the LD of SMC, starting the Shift Operation.

On line 4 it was stated that the M-D Counter Gate PGMD was opened to receive shifts into this Counter. The entire Counter is shown on plate 21 but in this circuit enough is shown to represent the control it employs.

After 6 shifts PC16 goes right and the RP of PC16 goes low to trigger PDT right. At a count of 10, PC4 goes right and the LP of PC4 goes high to open the left side of PCG. At a count of 11, PC1 again goes right sending the LP of PC1 high to the LC of the open Gate PCG. The LP of PCG releases a negative pulse to the LC of PDT, triggering PDT back left. The LP of PDT going low does the following:

- 1. Triggers PllS right. The RP of PllS lowers the LI of PllG. The K of PllG goes low to the K of PDMS. PDMS is now fully open.
  - NOTE: The cathode control on PDMS is necessary to prevent the Shift Operation from being stopped too soon. This condition could arise in the proof. Shifting is to be stopped when the first digit reaches 11M. In the

proof, some digits may already be in the M Section when shifting starts. These digits should not stop shifts. Since the Result is never larger than 11 digits the Gate PDMS doesn't open until 11 shifts are completed.

2. Triggers PDB right. The RP of PDB goes low to the LI of PGMD. This low level closes the M-D Counter to prevent counting any more shifts at this time.

Shifting continues until the first M<sup>3</sup>d digit arrives in 11M. This digit will, in the work sheet, trigger Tl right and TØ left in Accumulator 11M. The RP of TØ and LP of Tl go high to the inputs of PMS. The plates of PMS go low to the LI of PMØ. The LP of PMØ goes low to the LI of PM12 closing the left side of this Gate. The RP of PMØ goes high to the RC of the open Gates PDX and PDMS. The RP of PDX releases a negative pulse to the LP of PDB, triggering PDB back left. The RP of PDB returning high to the LI of PGMD reopens the M-D Counter to count shifts. The RP of PDMS releases a negative pulse to the LP of PM1, returning PM1 left. The LP of PM1 returns low through SI-1 stopping shifts.

#### Line 7

The First Subvisor Addition is made. The RP of PM1 returns high to the RC of PMG. Gate PMG was opened by the Process so the RP of PMG releases a negative pulse to the RP of PMD1, kicking PMD1 right. The LP of PMD1 goes high to the LC of the open Gate PMG. The LI of PMG is high from the LP of PC16 since PC16 is right. The LP of PMG releases a negative pulse to the RP of PMBT, triggering PMBT right. The LP of PMBT goes high to the RI of PM12 opening the right side of this Gate.

After 14 us PMD1 returns left and sends the LP of PMD1 low to the LC of PDM3. The LA of PDM3 releases a positive pulse to the RC of the open Gate PM12 (PMBT is right). The RP of PM12 releases a negative pulse to the RP of PM2, triggering PM2 right.

The RP of PM2 goes low to the LI of PM23. The LP of PM23 goes high to raise SB and call for a cycle of RIG. The SB operation is shown on plate 45. The LP of PM2 goes high to the LI of PMDR to open the left side of this Gate. The LD of PMDR taps off high to the RI of Gate II-11 to allow the RIG 1<sup>1</sup> Pulse to enter Accumulator 11M as shown on plate 5.

#### Line 8

The Second Subvisor Addition is made. The completion of the first S<sup>\*</sup>r Addition is signified by a CX Pulse to the RC of PM3, kicking PM3 right. The LA of PM3 goes high to the LC of the closed Gate PM12 (digit in 11M so the LP of PMØ is low).

After 25 us PM3 returns left and the LP of PM3 returns low to the RC of PM23. The RA of PM23 releases a positive pulse to the LC of the open Gate PMDR (PM2 is right). The LP of PMDR releases a negative pulse to the RP of RS to start another cycle of RIG. SB is still high since PM2 is right.

The Third Subvisor Addition is made. This operation is identical to line 8.

Line 10

Shift until a digit arrives in 11M. The completion of the third S<sup>\*</sup>r Addition is signified by a CX Pulse to the RC of PM3, kicking PM3 right. The LA of PM3 goes high to the LC of the now opened Gate PM12. Accumulator 11M is now zero so both inputs of PMS are low cutting off both plates of PMS. The plates of PMS go high to the LI of PMØ. The LP of PMØ goes high to the LI of PM12, opening this Gate. The LP of PM12 releases a negative pulse to the LP of PM2, triggering PM2 back left. The LP of PM2 returns low to close Gates PMDR and I1-11. The RP of PM2 returns high to lower SB.

The RP of PM2 also goes high to the RC of PMM. The RP of PMM releases a negative pulse to the RP of PMD2, kicking PMD2 right. PMD2 has a 25 us delay to give SB time to lower. After 25 us PMD2 returns left and the LP of PMD2 goes low to the RC of PM1, triggering PM1 right. The LP of PM1 goes high to the LP of diode SI-1. The cathodes of SI-1 go high to the LD of SMC starting the Shift Operation.

The next digit arrives in 11M. The shifts are counted in both the M-D and Decimal Counters. The Input to PMS goes high causing the plates of PMS to go low. The plates of PMS go low to the LI of PMØ. The LP of PMØ goes low to the LI of PM12 closing the left side of this Gate. The RP of PMØ goes high to the RC of the open Gate PDMS. The RP of PDMS releases a negative pulse to the LP of PM1, returning PM1 left. The LP of PM1 returns low through SI-1 stopping shifts.

Line 11

First Subvisor Addition is made. This operation is identical to line 7.

Line 12

Second Subvisor Addition is made. This operation is identical to line 8.

Line 13

Third Subvisor Addition is made. This operation is identical to line 8.

Line 14

Shift until a digit arrives in 11M. This operation is identical to line 10. Lines 15 through 21

Follow identical patterns which have been explained on lines 7, 8 and 10.

Line 22

Shift until a digit arrives in 11M. At this time the M-D Counter has

reached a count of 22. When the count of 22 was reached Trigger PC16 returned left. The LP of PC16 going low does the following:

- 1. PMDZ is kicked right.
- 2. Gate PMG is closed on the left side.
- 3. PMBT is returned left. LP of PMBT goes low to the RI of PM12 closing the right side of this Gate.

Even though the M-D Counter reaches 22, shifting can continue since the Shift Operation is controlled only by a digit arriving in 11M. At this time the digit that will now arrive in 11M will be a Result digit as proven by the fact that the M-D Counter has reached 22. The digit in 11M causes the plates of PMS to go low. The low from PMS lowers the LI of PMØ. The RP of PMØ goes high to the RC of the open Gate PDMS. The RP of PDMS releases a negative pulse to the LP of PM1, returning PM1 left stopping shifts.

The RP of PMØ also goes high to the RC of the open Gate Amplifier PZG. The RP of PZG releases a negative pulse to the RP of PMØD, kicking PMØD right. PMØD has a 25 us delay to allow PMDZ time to operate if the Result digit arrives in 11M at the same time the M-D Counter reaches 22. After 25 us PMØD returns left sending its LP low to the LC of PMDZ, returning FMDZ left.

NOTE: Stage PM22 clamps PMBT left when the M-D Counter reaches 22. The clamping action on PMBT prevents retriggering PMBT back right in the event the left side of Gate PMG is slow in closing at the time the M-D Counter reaches 22 when the first Result digit arrives in 11M. If PMBT were retriggered an additional RIG and shift would occur and the first Result digit would be lost.

## Line 23

B-2 Zeroize. After PMDZ returns left the RP of PMDZ goes high to the LC of the open Gate EMDC (EZB2 is left). The LP of EMDC releases a negative pulse to the RP of EMDZ, kicking EMDZ right. The LP of EMDZ goes high to the RC of ECS. The RP of ECS releases a negative pulse to the RP of EZB2, kicking EZB2 right. The RP of EZB2 goes low to perform the B2 Zeroize as shown on plate 36. This operation will Zeroize the A Section of the Accumulators, M-D Counter and the Check Counter. The B-2 Zeroize is completed when EZB2 returns left after a 300 us delay.

After 450 us EMDZ returns left. The RP of EMDZ returns high to the RC of EMDC. The RP of EMDC releases a negative pulse onto the Control Ring. This Control Ring Pulse returns ES left and pulls ER right. The ER or Result Operation is shown on plate 15.

#### SIGN COMPUTATION

### Plate 20C

The writeup for Complementize explains the method used to determine the sign of the answer in Addition or Subtraction Process. In Multiplication or Division the sign of the Result is minus if only one of the factors is negative. If both factors are negative the sign of the result will be positive.

#### Operation

The example on the Multiplication Process Work Sheet uses a negative M<sup>t</sup>d in the calculation resulting in a negative answer. This problem will be used as an example.

Trigger EM goes right to raise the M<sup>4</sup>d Keyboard Bias. The M<sup>4</sup>d is a negative number so the Minus Neon Common Line comes high to raise the grids of MC4. The LP of MC4 goes low to the LI of MC5. The RI of MC5 is also low since MC2 is left. The plates of MC5 going high raise the RP of MCX. The cathodes of MCX go high to the LI of PSIG, opening the Gate.

The LP of EM goes high to the LI of EMA causing the LP of EMA to go low to the LC of diode ENM. The LP of ENM releases a negative pulse to the RD of PAMD, kicking PAMD right. PAMD has a time delay to give KB time to rise. PAMD returning left sends its RP high to the LC of the open Gate PSIG. The LP of PSIG releases a negative pulse to the RC of PSIG. The RP of PSIG releases a positive pulse to the RC and LC of Gate PS.

NOTE: The Process is Multiplication so the LK of diode PIMD is low. The plates of PIMD go low to the LI of PPI. The LP of PPI goes high to the RI of PS opening the Gate.

The RP of PS releases a negative pulse to the RC and LC of PAT, triggering PAT right.

The return of EM kicks ES right to raise the S'r KB. The S'r is a positive number so the Minus Neon Common is not raised and Gate PSIG is closed. During ES time, therefore, PAT remains on the right.

PAT, being right during ER time, indicates a negative answer. The Result Storage Minus Bit and Minus Branch Gate are conditioned as follows. The LP of PAT goes high to the RI of MC8. The RP of MC8 goes low to:

- 1. The LI of SSRO to condition the Minus Bit as shown on plate 46.
- 2. The LI of MC7 causing the LP of MC7 to go high and raise the LI of EBG, the Minus Branch Gate.

### DIVISION PROCESS

## Work Sheet

This work sheet shows the procedure the Computer follows in order to divide one number by the other, store the result and prove the answer. The procedure will be the same in any Division problem where both the divisor and dividend are values other than zero. The only variations will occur in the numerical values and decimal position. The problem used as an example has the following values:

Minidend	Vl	44.44	5/4 Decimal
Subvisor	₩2	2.2	6/5 Decimal
Result	R		1/0 Decimal

#### CALCULATOR ZEROIZE

#### Plate 11C

#### Line 1

Calculator Zeroized. All Triggers are normalized including Accumulators, Counters and Control Triggers. Storage is Zeroized.

### MINIDEND REGISTRATION

#### Plate 13C

# Line 2

Minidend Decimal Complement is registered in the Decimal Counter.

Line 3

Minidend Numerical Registration is made (cycle of RIG). The M<sup>t</sup>d is registered in the Accumulators.

### DIVISION PROCESS CALL

# Plate 24C

# Line 4

Subvisor Decimal is added in the Decimal Counter.

# Line 5

The M-D Constant of 17 is added in the Decimal Counter.

#### DIVISION PROCESS

### Plate 25C

## Line 6

The Minidend is shifted until its first digit reaches Accumulator 11M. All shifts are counted in the Decimal Counter. Only the first 11 shifts and one extra count (total of 12) are counted in the M-D Counter.

## Line 7

First Subvisor Trial Subtraction is made. The S'r Numerical Registration is made (cycle of RIG). This Trial Subtraction is unsuccessful and so indicated by an overcarry in Accumulator 11A. A one is also added in Accumulator 1M from RIG 1<sup>°</sup>. A Section raises Subtract Bias, M Section raises Add Bias. 1M Accumulator has a value of 2.

### Line 8

Subvisor is Added Back. The S'r Numerical Registration is made (cycle of RIG). The A Section is returned to zero. 1M is returned to zero. A Section raises Add Bias, M Section raises Subtract Bias.

### Line 9

Minidend is shifted one position. The Decimal Counter counts this shift. The M-D Counter remains closed to shifts.

### Line 10

Same as line 7.

Line 11

Same as line 8.

Line 12

Same as line 9.

Lines 13 through 24 inclusive continue in a similar sequence.

### Line 25

First Subvisor Trial Subtraction is made. The S<sup>\*</sup>r Numerical Registration is made (cycle of RIG). The M<sup>\*</sup>d has been shifted into a position so that when the S<sup>\*</sup>r is subtracted no 11A overcarry occurs. A one is added in Accumulator 1M by the RIG1<sup>\*</sup> Pulse. The M-D Counter is now opened to count shifts.

#### Line 26

Second Subvisor Trial Subtraction is made. The S'r Numerical Registration

is again made (cycle of RIG). Again no llA overcarry occurs. Another one is added to Accumulator 1M making a total of 2.

Line 27

Third Subvisor Trial Subtraction is made. Another S<sup>†</sup>r Numerical Registration is made (cycle of RIG). An 11A overcarry occurs indicating an Unsuccessful Trial Subtraction. A one is added to 1M by RIG1<sup>†</sup> and the overcarry making a total of 4 in Accumulator 1M.

# Line 28

Subvisor Add Back is made. A S<sup>†</sup>r Numerical Registration is made (cycle of RIG). The S<sup>†</sup>r is added in the A Section which returns the A Section and Accumulator 1M to the values prior to the last Trial Subtraction. Accumulator 1M is now 2.

### Line 29

Shift one position. All digits are shifted one position. This shift is counted in both the Decimal and M-D Counter.

## Line 30

Same as line 7.

#### Line 31

Same as line 8.

# Line 32

Same as line 9 except the M-D counts this shift.

Lines 33-36

Same as lines 25-28.

Lines 37-57 continue with Trial Subtractions, Add Back and shifts.

Line 58

Shift one position. The digits are shifted one position. The M-D Counter reaches a count of 22 indicating the completion of Division. The first Result digit is in 11M.

C-96

Line 59 per transmission for a second state of the second

Same as line 7.

#### Line 60

Same as line 8.

B-2 Zeroize. The A Section and M-D Counter are Zeroized leaving a maximum of 11 Result digits.

#### RESULT TO STORAGE

## Plate 150

Line 62

The Storage Decimal is added in the Decimal Counter.

Line 63

The result is shifted to align with the Storage Decimal. This alignment is indicated by the Decimal Counter reaching 22.

# Line 64

Test RIG. A Numerical Registration (cycle of RIG) of Storage is made. This value is zero.

Line 65

Result to Storage. Any digit in Accumulators 1A to 10A will be set in Storage.

Line 66

B-2 Zeroize. Accumulators IA-IIA are Zeroized leaving the Result in Storage.

### PROOF MINIDEND REGISTRATION

Plate 16C

Line 67

Proof Minidend Decimal Complement is registered in the Decimal Counter.

Line 68

Proof Minidend Numerical Registration is made (cycle of RIG). The Result value is added in the A Section.

### MULTIPLICATION PROCESS CALL

### Plate 220

Lines 69-78--See Multiplication Work Sheet for this operation from line 4-23 for

theory of operation.

### MINIDEND SUBTRACTION

#### Plate 18C

Line 79

Minidend Decimal is added in the Decimal Counter

Line 80

Proof Result is shifted to align with the M<sup>\*</sup>d Decimal. This alignment is indicated by the Decimal Counter reaching 22. These shifts are also counted in the Check Counter.

### Line 81

Minidend Numerical Registration is made (cycle of RIG). The value in the Accumulators is now zero in this problem. It is possible, in some problems, for the Accumulators to have a value of nines.

### ZERO CHECK

## Plate 190

Line 82

A Shift Operation occurs to bring the count in the Check Counter to 10. In this particular problem 4 shifts are required. The number of shifts will vary from zero to ten depending upon the problem.

### Line 83

A Zero Check is now made in Accumulators 1A-10A. In this particular problem the Zero Check is successful. If the Zero Check is not successful because of nines, a one is added to 1A to create a Zero Check condition.

		6																				-			
		ſ	<b>N</b> -	-9	SE CA		<b>T</b>		)N ;.	J			1	1-	S	E	С	T		10	N		0.0		
PROCESS				R	EF	P	01	N	Γ								I۲	U'U					CO	UNI	ER
	11	10	9	8	7	6	5	4	3	2	1	11	10	9	8	7	6	5	4	3	2	1	DEC	M-D	ССТ
MINIDEND											12						4	4	4	4					
SUBVISOR											11						2	2							
STORAGE DECIMAL						ļ	I	[	ļ		16				I					<b> </b>					· · · · · · · · · · · · · · · · · · ·
1. CALC. ZEROIZE								ļ							ļ		ļ			ļ	ļ		- 0		· · · · · · · · · · · · · · · · · · ·
2. M'D DEC. COMPL.										1													10	<b> </b>	<b> </b>
3. M'D NUM. REG.		1	<u> </u>														4	4	4	4	l		10		<u> </u>
4. S'R DECIMAL														1			4	4	4	4			21		<u> </u>
C SUTET DICIT IN THE																	4	4	4	4	<b> </b>		10	10	0,0011
7 lat GIP TOTAL CUDIT	4	4	4	4							2	0	a	0	0	0	7	0					10	12	
8 SIR ADD BACK	$-\frac{4}{4}$	4									16	12		12	12	12	1			+			10	12	
9. SHIFT 1 POSTTION		Δ	A	7																1 .			11	12	
10. 1st S'R TRIAL SUB'T	4	4	4								2	9	9	9	9	9	7	8		<b> </b>		$\frac{1}{4}$	<u> </u>	12	CT11
11. S'R ADD BACK	4	4	4											Ĺ	1	-						4	11	12	
12. SHIFT 1 POSITION	4	4														1			1. A.	1	4	4	12	12	CTII
13. 1st S'R TRIAL SUB'T	4	4									2	9	9	9	9	9	7	8		1	4	4	12	12	CT11
14. S'R ADD BACK	4	4											1								4	4	12	12	CT11
15. SHIFT 1 POSITION	4																			4	4	4	13	12	CT11
16. 1st S'R TRIAL SUB'T	4										2	9	9	9	9	9	7	8		4	4	4	13	12	CT11
17. S'R ADD BACK	4																			4	4	4	13	12	CT11
18. SHIFT 1 POSITION										1. 1. A. A.									4	4	4	4	14	12	CT11
19. 1st S'R TRIAL SUB'T											2	9	9	9	9	9	7	8	4	4	4	4	14	12	CT11
20. S'R ADD BACK																			4	4	4	4	14	12	CTII
21. SHIFT 1 POSITION																		4	4	4	4		15	12	CT11
22. 1st S'R TRIAL SUB'T											2	9	9	9	9	9	8	2	4	4	4		15	12	CT11
23. S'R ADD BACK			1.2			-												4	4	4	4		15	12	CT11
24. SHIFT 1 POSITION																	4	4	4	4			16	12	CT11
25. 1st S'R TRIAL SUB'T											1						2	2	4	4	ļ		16	12	CT11
26. 2nd S'R TRIAL SUB'T											2	<u> </u>					10	U	4	4			16	12	CT11
21. 3rd S'R TRIAL SUB'T											4	19	19	9	19	19	17	8	4	4			16	12	CT11
28. S'K ADD BACK					-						12							U	4	4			16	$\frac{12}{12}$	
27. DHIFT I PUSITIUN			┢			-				2	-				0			4	4				1/	13	
DO TRE D. K INTAL DUB'T										5	6	<u>۲</u>	2	7	17	2	ð	2	4				<u> </u>		
O GUIET 1 DOGTATON									2									4	4				10		
WAA DUITI L FUSTION		1	4	1	L	1	1	L			1	Lesione .	L			L	<u>4</u>	4		L	L		10	4	استبل للملت المسا

.

			ß	<b>N</b> -	·S	E	C	T	IC	) (	ļ			ļ	1-	S	E	C	I	10	10	V		999 (Januar et 17) an 1977 (Januar et 1977) 1979 (Januar et 17)		
	PROCESS	1000 Mar 1940	(museum a		( (		LC P	. D 01	EC N1	Γ.	province of			<b>P</b> ercentation of the second			N	IP	U	T		-	ngoonee.com	CO	UNT	ER
			10	9	8	7	6	5	4	3	2		11	10	9	8	7	6	5	4	3	2		DEC	M-D	CCT
Ĩ	MINIDEND	1			*SPACE SHOULD BE			and the set		or a construction of the second second second second second second second second second second second second s		12						4	4	4	4	Ī	1			
J	SUBVISOR											11						2	2				I			
	STORAGE DECIMAL											16														
	33. 1st S'R TRIAL SUB'T									2	0	1						2	2					18	14	CT11
	34 2nd SIR TRIAL SUB!T									2	0	2						0	0					18	14	CT11
L	35. 3rd S'R TRIAL SUB'T	1								2	0	4	9	9	9	9	9	7	8					18	14	CT11
	36 S'R ADD BACK									2	0	2												18	14	СТЛ
L	37 SHIFT 1 POSITION								2	0	2									<u> </u>				19	15	СТІІ
	38. 1st S'R TRIAL SUB'T			1					2	0	2	2	9	9	9	9	9	7	8					19	15	СТІІ
	39. S'R ADD BACK						·		2	0	2													19	15	CT11
	40. SHIFT 1 POSITION		1					2	0	2														20	16	CT11
	41. 1st S'R TRIAL SUB'T							2	0	2		2	9	9	9	9	9	7	8					20	16	CTI
o [	42. S'R ADD BACK							2	0	2								1						20	16	CT11
ËL	43. SHIFT 1 POSITION						_2	0	2									L						21	17	CT11
S	44. 1st S'R TRIAL SUB'T						2	0	2			2	9	9	9	9	9	7	8		1			21	17	CT11
	45. S'R ADD BACK						2	0	2															21	17	СТ11
[	46. SHIFT 1 POSITION					2	0	2																22	18	CT11
ſ	47. 1st S'R TRIAL SUB'T					2	0	2				2	9	9	9	9	9	7	8		1			22	18	СТТТ
ſ	48. S'R ADD BACK					2	0	2																22	18	CT11
ſ	49. SHIFT 1 POSITION				2	0	2									Î								1	19	CT11
ſ	50. 1st S'R TRIAL SUB'T	1			2	0	2					2	9	9	9	9	9	7	8		<b> </b>			1	19	CT11
ſ	51. S'R ADD BACK	T			2	0	2																	1	19	СТІІ
Ī	52. SHIFT 1 POSITION	1		2	0	2															Ι			2	20	СТТТ
Ī	53. 1st S'R TRIAL SUB'T	1		2	0	2						2	9	9	9	9	9	7	8		<b>—</b>			2	20	СТТТ
ſ	54. S'R ADD BACK	T		2	0	2					-													2	20	СТТТ
	55. SHIFT 1 POSITION		2	0	2						í										1	1		3	21	CT11
	56. 1st S'R TRIAL SUB'T		2	0	2							2	9	9	9	9	9	7	8					2 Z	21	CT1
	57. S'R ADD BACK	T	2	0	2												[					Γ		3	21	CTII
ľ	58. SHIFT ] POSITION	12		2																-				A	00	CTI
ł	59. 1st S'R TRIAL SUB'T	12	Ŏ	2								2	9	9	9	9	9	7	8		<b>İ</b>			<u> </u>	22	CT11
Ì	60. S'R ADD BACK	15	n	2										$\vdash$		۲́-	-				<u> </u>	<b> </b>	<u> </u>	4	22	CTI
Ì	61 B2 ZEROTZE	15		2																			├── <b> </b>	<u>_</u>	<u> </u>	R
ł		15		5																	1			20	<u>v</u>	ø
ł		15																				2		22		
	64. TEST BIG	15																				15	1 Å	22		-

		٨	۸-	·S	E	С	T	IC	N				A	1-	S	E	С	T	10		J				
PROCESS				R	A EF	LC · P	. D 01	EC N1	Γ					a ulanti xa	1	N	P	U	T	1919-X-101-100			CO	UNT	ER
	11	10	9	8	7	6	5	4	3	2	1	11	10	9	8	7	6	5	4	3	2		DEC	M-D	cc
MINIDEND	1									ŀ	12						4	4	4	4			an de la companya de la companya de la companya de la companya de la companya de la companya de la companya de		1
SUBVISOR										Ē	11						2	2							
STORAGE DECIMAL					12.00					F	16												a a a a a a a a a a a a a a a a a a a		1
5. RESILT TO STORAGE	2									1											2	0	22		1
6. B2 ZEBOIZE	12																				<u> </u>	ñ	22		1
7. PR M'D DEC COMPL	2																		1. 		ñ	n	6		1
8. PR. M'D NIM REG	12																		-		2	n	6		
9. PR S'R DEC COMPL	2																	-			2	$\cap$	17	and and a state of the state of	1
0 CONSTANT 17	12				a ana												11 A.				2	0	12		1
1 SHTET_DIGIT IN 11M	12	0	2																		6		10	11	
2 1st PR SIR ADDITION	11	n n	2														2	2	1				10	11	†
2 2nd PR SIR ADDITION	10		2														Á	Λ					10	11	
A SHIFT DIGTT IN 11M	1 2														Λ	Λ							10	12	
75 let S'R ADDITION	$+\frac{2}{1}$														-7		2	2					12	12	<u>† – – – – – – – – – – – – – – – – – – –</u>
76 2nd SIR ADDITION															4	-	A	A	1				12	12	<u> </u>
77 SHIFT-DIGIT IN 11M			Λ																				12	10	
78. B2 ZEBOTZE			4																					<u> </u>	<u> </u>
79. M'D DECTMAT.																							16	<u> </u>	<u> </u>
O RES SHIFTED DCR AT 22	+													and the second s			1		1	1			10		
MID SUBTRACTION	+	<u> </u>			가 가 같은 같은 다												4	4	4	4			22		6
$\frac{1}{2}  \text{SHIFF}  \text{CCT IS 10}$	+																-0	-0	<u> </u>	-0					
$\frac{1}{22} = \frac{1}{27} = \frac{1}{2001} = \frac{1}{10} = \frac{1}{10}$																							4		
55. ZERO OHEOR										-+													4		<u>  10</u>
														1. 1. 1. 1. j. j. 1. j.											
																				1 					<u> </u>
	+																								
	+																				1 - 1 - L 				<b> </b>
		<u> </u>																	1997 - 1997 1997 - 1997 1997 - 1997						<b> </b>
																					1. <u>1.</u> 1.				
																									<u> </u>
		<u> </u>													_										<b> </b>
																									<b> </b>
																									<b></b>

#### DIVISION PROCESS CALL

#### Plate 24C

This circuit is the prelude to the actual Division Process. The Division Process Call Circuit prepares Gates, KB and makes the proper Decimal Registrations. This circuit is the preliminary for plate 25.

### Operation

Trigger EM is returned left by a Control Ring Pulse. The LP of EM returns low to the RC of ES, triggering ES right. The LP of ES goes high to the LI of ESA. The LP of ESA goes low to the LI of ESK and to diode ENM to check for Minus Factor. The K-ESK goes low to all ESF stages finding one stage which conducts to raise KB as shown on plate 38.

The RP of ES goes low to the LI of EP2 to check on Process. The RP of EP2 is cutoff and connected to the LP of EID which is also cutoff (÷ Process). The RP of EP2 and LP of EID raise the plates of diode EID2. The LK of EID2 raises the LI of DPG1, opening the Gate. The RK of EID2 goes high to the LI of PDP which is shown on plate 25. The RK of EID2 also goes high to the RC of DEA2. The RP of DEA2 releases a negative pulse to the RP of DEA, kicking DEA right.

After 150 us DEA returns left and the LP of DEA returns low to the RC of DP1 starting a cycle of Decimal Registration. This will be a True Decimal Registration since the DBT line is low.

After 25 us DPl returns left and the LP of DPl goes low to the LC of DAl-16. The LP of DAl-16 releases a positive pulse to the LC and RC points of Gate DKG. DKG is open on the right side since Trigger DK is left at this time. The RP of DKG releases a negative pulse to the RP of DP2 to continue the Decimal Registration. The completion of a Decimal Registration is signaled by a negative pulse from the RP of DIC to the RC of DAL-16. The RP of DAL-16 releases a positive pulse to the LC of the open Gate DPG1. The LP of DPG1 releases a negative pulse to the RC and LC points of DK, triggering DK right. The RP of DK goes low to the RI of DKG, closing the right Gate. The LP of DKG goes high to the LI of DKG, opening the left Gate. The LD of DKG taps off high to open DI1 and DB16, as shown on plate 4. This conditions the Decimal Counter Gates for a Constant 17 Registration. The LP of DK goes high to the LC of DEAL also. The LP of DEAL releases a negative pulse to the RP of DEA, kicking DEA right.

After 150 us DEA returns left and the LP of DEA returns low to the RC of DP1 starting a cycle of Decimal Registration. This registration will be to register the M-D Constant of 17. The value of 17 is a correction factor needed because of the Calculator Decimal Reference Point Location.

After 25 us DP1 returns left sending the LP of DP1 low to the LC of DA1-16. The LP of DA1-16 releases a negative pulse to the RC and LC points of Gate DKG. The left side of DKG is open (DK is right). The LP of DKG releases a negative pulse to the RP of DP16. The only decimals registered were the 1 and 16 for a total of 17.

The completion of a Decimal Registration is signaled by a negative pulse from the
RP of DIC to the RC of DA1-16. The RP of DA1-16 releases a positive pulse to the LC of the open Gate DPG1. The LP of DPG1 releases a negative pulse to the RC and LC points of DK, returning DK left. DK returning left reconditions DKG open on the right and closed on the left. The RP of DK returns high to the LC of PMM to start shifting the M'd to 11M. This operation is shown on plate 25.

### DIVISION PROCESS

# Plate 25C

This circuit shows the controls required to perform the Division Operation. The Computer does this operation as follows.

- 1. Shift the first M<sup>®</sup>d digit to 11M.
- 2. Subtract the S<sup>\*</sup>r in the A Section (Trial Subtraction).
- 3. An 11A to 1M overcarry indicates an Unsuccessful Trial Subtraction.
- 4. The S'r is Added Back.
- 5. Shift one position. Count in Decimal Counter only.
- 6. Steps 2, 3, 4 and 5 continue until no 11A to 1M overcarry occurs on a Trial Subtraction. A one is registered in 1M for each Trial Subtraction. The Trial Subtractions continue until an 11A to 1M overcarry occurs.
- 7. The S'r is Added Back.
- 8. Shift one position. This shift is counted in both the M-D and Decimal Counters.
- 9. Each individual shift from now on is added in the M-D Counter until this Counter reaches 22. At a count of 22 the first Result digit is always in 11M.
- 10. S'r Trial Subtraction.
- ll. S<sup>®</sup>r Add Back.
- 12. Zeroize the A Section so only a maximum of 11 Result digits remain.

# Operation

This circuit is best explained when a specific problem is employed as an example. The Work Sheet problem, line at a time, will be this example. Lines 1 to 3 are not shown in this circuit.

# Line 4

Subvisor Decimal Registration. This operation is shown on plate 24. The preparation on plate 24 will raise the LI of PDP. The LP of PDP goes high to the LI of PDMS, opening this Gate. The LP of PDP also goes high to the LI of PSG whose plate goes low through PSGK to lower the cathode on PGMD as shown on plate 21. These Gates will remain open all during the ES Control Circuit Operation.

# Line 5

Constant 17 is registered in the Decimal Counter. This operation is not shown on this circuit (DK right).

#### Line 6

Shift Operation until the first M<sup>1</sup>d digit arrives in 11M. Trigger

C-104

DK returns left sending the RP of DK high to the LC of PMM. The LP of PMM releases a negative pulse to the RP of PMD2, kicking PMD2 right. PMD2 has a 25 us delay which at this time serves no purpose.

After 25 us PMD2 returns left. The LP of PMD2 returns low to the RC of PM1, triggering PM1 right. The LP of PM1 goes high to the LP of diode SI-1. The cathodes of SI-1 go high to the LD of SMC, starting the Shift Operation.

On line 4 it was stated that the M-D Counter Gate PGMD was opened to receive shifts into this Counter. The entire Counter is shown on plate 21 but in this circuit enough is shown to represent the control it employs.

After 6 shifts PC16 goes right and the RP of PC16 goes low to trigger PDT right. At a count of 10 PC4 goes right and the LP of PC4 goes high to open the left side of PCG. At a count of 11 PC1 again goes right sending the LP of PC1 high to the LC of the open Gate PCG. The LP of PCG releases a negative pulse to the LC of PDT, triggering PDT back left. The LP of PDT going low does the following.

- 1. Triggers PllS right. The RP of PllS lowers the LI of PllG. The K of PllG goes low to the K of PDMS. PDMS is now fully open.
  - NOTE: The cathode control on PDMS is necessary to prevent the Shift Operation from being stopped too soon. This condition could arise in the proof. Shifting is to be stopped when the first digit reaches 11M. In the proof, some digits may already be in the M Section when shifting starts. These digits should not stop shifts. Since the Result is never larger than 11 digits the Gate PDMS doesn't open until 11 shifts are completed.
- 2. Triggers PDB right. The RP of PDB goes low to the LI of PGMD. This low level closes the M-D Counter to prevent counting any more shifts at this time.

Shifting continues until the first  $M^{\dagger}d$  digit arrives in llM. This digit will, in the work sheet, trigger TØ left in Accumulator llM. The RP of TØ goes high to the RI of PMS.

The plates of PMS go low to the LI of PMØ. The RP of PMØ goes high to the LC of the open Gate PDMS, The RP of PDMS releases a negative pulse to the RC of PDND and RP of PDN kicking both stages right.

The LP of PDN goes high to the RC of PCG and PGMD. The RP of PCG releases a negative pulse to the LP of PM1, returning PM1 left and stopping shifts. The plates of PGMD release a negative pulse to the M-D Counter to bring the count in this counter to a value of 12.

#### Line 7

First Subvisor Trial Subtraction. After 25 us PDND returns left. The RP of PDND returns high to the RC of PDM and the RP of PDM releases a negative pulse to the RP of PDL, triggering PDL right. The RP of PDL goes low to the RI of PDA. The RP of PDA goes high to raise the Trial Subtraction Bias (1A-11A-, 1M-10+, 11M+). Raising Sign Bias automatically calls for a cycle of RIG as shown on plate 45. The RD of PDA taps off low to the RD of PDIM. The RP of PDIM goes high to the RP of diode PX as shown on plate 5. The high from PX opens Gate II-11 to allow the RIG1<sup>9</sup> Pulse to pass into 1M. The LP of PDL goes high to raise the LI of PDX, opening this Gate. The LD of PDX taps off high to the RD of PMDR, opening this Gate.

The subtraction of the S'r, A Section is zero, results in a series of overcarries. The 11A overcarry through PS11 goes low to the RC of PDS, triggering PDS right. Accumulator 1M has a value of 2. The completion of this S'r Registration is indicated by a CX Pulse. The CX Pulse to the RC of PM3 kicks PM3 right. The RP of PM3 goes low to the LC of PDS, returning PDS left. The LP of PDS returns low to the LC of PD1 and PD2, returning PD1 left. PD1 returning left sends its LP low to close Gates PDX and PMDR. The RP of PD1 goes high to PDA to lower Sign Bias.

After 25 us PM3 returns left sending its LP low to the RC of PM23. The RP of PM23 releases a positive pulse to the LC of PDX and RC of PMDR. Both Gates are closed so the pulse is rejected.

The LP of PD1 also returns low to the RC of PD2, triggering PD2 right.

#### Line 8

Subvisor Add Back. PD2 was triggered right by the return of PD1 so the RP of PD2 goes low to the LI of PDA. The LP of PDA goes high to raise Add Back Sign Bias (1A-11A+, 1M-10M-, 11M-). Raising Sign Bias automatically calls for a cycle of RIG as shown on plate 45. The LD of PDA taps off low to the LD of PD1M. The LP of PD1M goes high to the LP of diode PX as shown on plate 5. The high from PX opens Gate II-11 to allow the RIG1<sup>®</sup> Pulse to pass into 1M.

The Add Back of the S<sup>¶</sup>r results in a series of overcarries. The 11A overcarry through PS11 goes low to the RC of PDS, triggering PDS right. The count in Accumulator 1M is now zero.

The completion of this S<sup>®</sup>r Registration is indicated by a CX Pulse. The CX Pulse to the RC of PM3 kicks PM3 right. The RP of PM3 goes low to the LC of PDS, triggering PDS left. The LP of PDS goes low to the LC of PD1 and PD2, triggering PD2 left. The return of PD2 left causes the RP of PD2 to return high to PDA and lower Sign Bias.

After 25 us PM3 returns left but as on line 7 the Gates are closed. The LP of PD2 returns low to the RC of PD2D, kicking PD2D right. Line 9

Shift one position. After 25 us PD2D returns left. The purpose of the delay of PD2D is to allow Sign Bias to lower before starting shifts. The LP of PD2D returns low to the RC of PDM3. The RA of PDM3 releases a positive pulse to the LC of open Gate PDM (PC16 is right). The LP of PDM releases a negative pulse to the RP of PD3, triggering PD3 right.

The LP of PD3 goes high to the RP of diode SI-1. The K-SIl goes high to the LD of SMC to call for shifts as shown on plate 4. The signal that a shift occurs comes from the LP of SG. The LP of SG releases a negative pulse to the LC of PD3, triggering PD3 back left.

The LP of PD3 returns low to SI-1 to stop shifts (only one occurred) and low to the RC of PD1, triggering PD1 right.

Line 10

Same as line 7 after PDl goes right.

Line 11

Same as line 8.

Line 12

Same as line 9.

Lines 13-24

These operations are similar to lines 7, 8 and 9.

Line 25

First S<sup>\*</sup>r Trial Subtraction. PDI was triggered right when PD3 returned left on line 24. The RP of PDI goes low to the RI of PDA. The RP of PDA goes high to raise the Trial Subtraction Sign Bias (1A-11A-, 1M-10M+, 11M+). Raising Sign Bias automatically calls for a cycle of RIG as shown on plate 45. The RD of PDA taps off low to the RD of PDIM. The RP of PDIM goes high to the RP of diode PX as shown on plate 5. The high from PX opens Gate II-11 to allow the RIG1<sup>®</sup> Pulse to pass into 1M. The LP of PDI goes high to the LI of PDX, opening this Gate. The LD of PDX taps off high to the RD of PMDR, opening this Gate.

This time when the S<sup>†</sup>r is subtracted the number present in the A Section is larger than the S<sup>†</sup>r value so no 11A to 1M overcarry occurs. Accumulator 1M has a value of one as a result of the RIG1<sup>†</sup> Pulse.

The completion of the S<sup>®</sup>r Registration is indicated by a CX Pulse. The CX Pulse to the RC of PM3 kicks PM3 right. The RP of PM3 goes low to the LC of PDS but is rejected since PDS is left.

After 25 us PM3 returns left. The LP of PM3 returns low to the RC of PM23. The RA of PM23 releases a positive pulse to the LC of open Gate PDX and RC of open Gate PMDR.

The LP of PDX releases a negative pulse to the LP of PDB, triggering PDB back left. The RP of PDB returns high to the LI of PGMD to reopen the M-D Counter to accept any forthcoming Shift Pulses. The RP of PMDR releases a negative pulse to the RP of RS starting another cycle of RIG. Sign Bias for Trial Subtraction is still raised since PD1 is on the right.

#### Line 26

Same as line 25 except PDB remains left.

#### Line 27

This subtraction of the S<sup>‡</sup>r results in a series of overcarries. The 11A overcarry through PS11 goes low to the RC of PDS, triggering PDS right.

The CX Pulse kicks PM3 right. The RP of PM3 goes low to the LC of PDS, triggering PDS back left.

The LP of PDS goes low to the LC of PD1 and PD2, triggering PD1 back left. PD1 returning left closes PDX and PMDR so that the return of PM3 is nullified. The RP of PD1 goes high to PDA to lower Sign Bias. The LP of PD1 goes low to the RC of PD2, triggering PD2 right. Accumulator IM has a value of 2.

```
Line 28
```

Same as line 8.

Line 29

Same as line 9.

Line 30

Same as line 7.

```
Line 31
```

Same as line 8.

Line 32

Same as line 9.

Line 33

Same as line 25.

Line 34

Same as line 26.

Line 35

Same as line 27.

Lines 36-57

These operations are similar to lines 7, 8 and 9.

Line 58

Shift one position. This Shift Pulse brings the count in the M-D Counter to 22. A count of 22 is indicated by PC16 returning left. The RP of PC16 goes high to the LI of PZG, opening the Gate. The LP of PC16 goes low to the LI of PDM, closing this Gate and low to the RC of PMDZ, triggering PMDZ right.

Line 59

Same as line 7.

Line 60

Same as line 8.

Line 61

B-2 Zeroize. PD2 returns left sending its LP low to the RC of PD2D, kicking PD2D, right. After 25 us PD2D returns left. The LP of PD2D goes low to the RC of PDM3. The RA of PDM3 releases a positive pulse to the LC of the closed Gate PDM and LC of the open Gate PZG. The LP of PZG releases a negative pulse to the LP of PMDZ, triggering PMDZ back left.

The RP of PMDZ goes high to the LC of the open Gate EMDC (EZB2 is left). The LP of EMDC releases a negative pulse to the RP of EMDZ, kicking EMDZ right. The LP of EMDZ goes high to the RC of ECS. The RP of ECS releases a negative pulse to the RP of EZB2, kicking EZB2 right. The RP of EZB2 goes low to perform the B-2 Zeroize as shown on plate 36. This operation will Zeroize the A Section of the Accumulators, M-D Counter and the Check Counter. The B-2 Zeroize is completed when EZB2 returns left after a 300 us delay. After 450 us EMDZ returns left. The RP of EMDZ returns high to the RC of EMDC. The RP of EMDC releases a negative pulse onto the Control Ring. This Control Ring Pulse returns ES left and pulls ER right. The ER or Result Operation is shown on plate 15.

### ZERO FACTOR

#### Plate 26C

Zero Factor is the term employed in Multiplication or Division Process when either or both factors are zero. A special circuit is required to handle Zero Factor because the method the Computer uses in Multiplication or Division of digits is not prepared to handle a zero value. For example if the M<sup>®</sup>d is zero there is no way to stop shifts when the M<sup>®</sup>d is shifted until the first digit arrives in 11M.

There are three basic Zero Factor operations: M<sup>\*</sup>d is zero, S<sup>\*</sup>r is zero or both are zero. The basic theory of operation is the same in either Multiplication or Division.

The general procedure followed in Zero Factor is as follows. If either or both factors are zero, the result must be zero. Therefore, if the Proof M<sup>4</sup>d Numerical Registration is zero the step is repeated. This repeat is a form of proof to see if the Proof M<sup>4</sup>d is again zero. If the repeat of the step shows the Proof M<sup>4</sup>d to again be zero a Step Advance can be realized to progress to the next step.

All cases of Zero Factor in Multiplication and  $\not D \div N$  are numerically a true zero.  $\not D \div \not D$  is an indeterminate and  $N \div \not D$  is infinity. The Computer cannot give either result so zero is given instead. In case the Programmer does not wish to accept a zero answer for either or both cases  $(N \div \not D, \not D \div \not D)$  the alternative of Stop or Sort and Trip may be employed as shown on plate 27. It is common practice in programming to use a  $\not D \div \not D$  step plugged to Stop to indicate a card out of sequence, etc.

# Operation

# $N \div \emptyset$ or $N \times \emptyset$

The only time this circuit is affected is during the registration of a zero value. This condition first arises during the S<sup>°</sup>r Numerical Registration. At this time the M<sup>°</sup>d has been shifted into the M Section leaving the A Section zero. After the S<sup>°</sup>r Registration the A Section is still zero and that is where this circuit begins to function.

Trigger Rl is returned left following the S<sup>\*</sup>r cycle of RIG. The LP of Rl goes low to the RC of CD, kicking CD right. After 50 us CD returns left sending its LP low to the LC of CDA. The LP of CDA releases a positive pulse to the LC of the open Gate  $\emptyset$ F2. (Either x or  $\div$  Process lowers the plates of PIMD. The LI of PPI is low so the LP of PPI is high to the LI of  $\emptyset$ F2, opening the Gate). The LP of  $\emptyset$ F2 releases a negative pulse to the RP of OF1, triggering OF1 right. The LP of  $\emptyset$ F1 goes high to the LC of Gates  $\emptyset$ F3,  $\emptyset$ F4 and  $\emptyset$ F5. The RC of  $\emptyset$ F4 is also pulsed by this high level.

The input to the three Gates, &F3, &F4 and &F5 is controlled by the Zero Check Line. Since the S<sup>¶</sup>r was zero, the A Section, at this time has no value. The LI of &P6 has a low input so both &P6 and &P6Cl are cutoff. The LP of &P6C and &P6Cl go high to the LI of &F4. The LD of &F4 taps off high to the LD of &F3 and &F5. All three Gates now have high grids. Each Gate also has a cathode control, EMK, ESK or ERK. Since the Computer is functioning during ES time, only the ESK line is low. Therefore, only Gate &Pf4 has both a high grid and low cathode which is required to enable a Gate to be open. The RI of  $\emptyset F4$  is low since  $\emptyset MD$  is left. The LP of  $\emptyset F4$  releases a negative pulse to the RP of  $\emptyset SR$ , triggering  $\emptyset SR$  right. The LP of  $\emptyset SR$  goes high to the LI of  $\emptyset E21$ , opening the Gate, and to the RC of  $\emptyset F2$ . The RP of  $\emptyset F2$  releases a negative pulse to the RP of  $\emptyset FS$ , kicking  $\emptyset FS$  right.

The LP of otin FS goes high to the LC of otin ESP. The LP of otin ESP releases a negative pulse to the Control Ring, returning ES left, and to the RC of otin FD1, kicking otin FD1 right. ES returning left triggers ER right. The RP of otin FS also goes low to the RP of otin FZD, kicking otin FZD right. otin FZD is a 5 MS delay to replace EMZ guard delay. The LP of otin FZD goes high to the RI of otin SM and RBK. The RP of otin SM goes low to the LP of DMP to prevent the Proof M'd Numerical Registration until Storage has been cleared. RBK prevents further RIG cycles until EPM time.

After 25 us ØFS returns left. The RP of ØFS returns high to the RC of ØESP. The RP of ØESP releases a second negative pulse to the Control Ring. This second pulse returns ER back left. ER returning left kicks EDPZ right.

ØFD1 returns left sending its LP low to the LC of ØF1, triggering ØF1 back left.

By pulsing ER within 25 us the Computer performed no normal Result functions as shown on plate 15. There was no Storage Set Pulse so once Storage has been cleared its value will remain zero.

The value in the A Section is zero so the grids of the three Gates are high. The Computer is in EPM time so the ERK line is low. Only Gate otin F5 now has a high grid and low cathode. The LP of otin F5 releases a negative pulse to the RC and LC of otin RS, triggering otin RS right. The LP of otin RS goes high to the LC of the closed Gate otin EZ (otin MDis left) and the LC of the open Gate otin EZ1 (otin SR is right). The LP of otin EZ1 releases a negative pulse to the RP of EZ to restart the step over again.

EZ going right initiates a B-2, B-5 Zeroize. This Zeroize will return all Triggers left except  $\emptyset$ RS which remains on the right.

The repeat of this step follows the same procedure as previously explained. The only exception occurs during EPM when &PF5 again releases a negative pulse to the RC and LC of &PRS.

In the Division Process the Programmer may want to prevent any continued calculation from a N  $\div \emptyset$  step. This can be accomplished by plugging the N  $\div \emptyset$  hub on the Program Plugboard to Stop or Sort. The control on this Plugboard hub is as follows.

and  $\not D$ MD is left. The LP of  $\not D$ MD is low to the LI of  $\not D$ FR1. The RP of  $\not D$ SR is low to the RI of  $\not D$ FR1. The plates of  $\not D$ FR1 are tied to the LP of  $\not D$ FD3. All three plates are cutoff so they are free to go high to the RP of the diode  $\not D$ FM. The RK of  $\not D$ FM goes high to the N  $\div \not D$  hub on the plugboard. Further explanation of this control is shown on plate 27.

# $\emptyset \div N \text{ or } \emptyset \times N$

The first time a zero value is registered is during the M<sup>9</sup>d Numerical Registration. The problem encountered with a zero value for the M<sup>9</sup>d is stopping shifts. To prevent continuous shifting an Artificial One will be inserted for this purpose. The problem cannot be allowed to continue because a false answer would result.

The LP of  $\emptyset$ Fl goes high to the LC of Gates  $\emptyset$ F3,  $\emptyset$ F4 and  $\emptyset$ F5. Since the value in the A Section is zero at this time the LI of  $\emptyset$ 9C is low. The LP of  $\emptyset$ 9C and  $\emptyset$ 9Cl will be high to the LI of  $\emptyset$ F4. The LD of  $\emptyset$ F4 taps off high to the LD of  $\emptyset$ F3 and  $\emptyset$ F5. All three Gates have high grids. The Computer is in EM time so the EMK line is low. This means that only Gate  $\emptyset$ F3 has both a high grid and low cathode.

EM is returned left by a Control Ring Pulse which also kicks ØFDl right. After 25 us ØFDl returns left sending its LP low to the LC of ØFl, triggering ØFl back left. EM returning left triggers ES to the right. The S<sup>I</sup>r is a numerical value so the Zero Factor circuit supposedly should not be affected. Since an artificial one value was inserted during EM the problem cannot be allowed to continue in a normal pattern.

The operation of  $\emptyset$ FS through  $\emptyset$ ESP results in two Control Ring Pulses being released. These Control Ring Pulses return ES to bring ER right and 25 us later ER is returned left to bring up EDPZ.

The release of the low level from the RP of ØFS kicks ØFZD. ØFZD is a guard delay

to prevent reading out from Storage during EPM before the Zeroize of Storage is completed.

After the B-2 Zeroize EPM goes right. This operation is fully explained under the  $N \div \emptyset$  write up. The only exception is that the left side of Gate  $\emptyset$ EZ is used instead of the left side of Gate  $\emptyset$ EZ1.

No provision is made in  $\mathcal{A} \div N$  to prevent the Step Advance Operation since  $\mathcal{A} \div N$  is mathematically zero.

Ø÷ØorØxØ

This operation is a combination of N  $\div \emptyset$  and  $\emptyset \div N$ . Combining these two writeups will explain this operation.

In the Division Process the Programmer may want to prevent any continued calculation from  $\not D \div \not D$  step. This can be accomplished by plugging the  $\not D \div \not D$  hub on the Plugboard to Stop or Sort. The control on this Plugboard hub is as follows:

The Process being Division lowers the grids of  $\emptyset$ FD3. In  $\emptyset \div \emptyset$ , Triggers  $\emptyset$ MD and  $\emptyset$ SR are right. The RP of  $\emptyset$ MD is low to the LI of  $\emptyset$ FR2. The RP of  $\emptyset$ SR is low to the RI of  $\emptyset$ FR1. The RD of  $\emptyset$ FR1 taps off low to the RD of  $\emptyset$ FR2. The plates of  $\emptyset$ FR2 and the RP of  $\emptyset$ FD3 are tied together. All three plates are cutoff so they are free to go high to the LP of diode  $\emptyset$ FM. The LK of  $\emptyset$ FM goes high to the  $\emptyset \div \emptyset$  hub on the Plugboard. Further explanation of this control is shown on plate 27.

In the event the Computer does not show Zero Factor on the repeat of the step the Trigger &RS would still be right. &RS would be returned left by the ESI pulse through the diode &RSZ. Any time the step is repeated by the Timer, stage MC3 would also return &RS left as shown on plate 20.

ROCESS DEND /ISOR AGE DECIMAL LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SHB'T NTROL RING 2 ZEROIZE MID DEC COMPL	222	10	9	R 8		6	5	N 4	, T 3	2	<b>[</b> ]	N N	$\dot{r}$			N	P	U	T		r	1	CO	UNT	<u>EF</u>
DEND /ISOR AGE DECIMAL LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	10	9	8	7	6	5	4	3	2		1	5			_							1		
DEND /ISOR AGE DECIMAL LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	2					-					1.1		Э	8	7	6	5	4	3	2	1	DEC	M-D	
AGE DECIMAL LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	2				<b>†</b>	1	-	1		11						2	2							
AGE DECIMAL LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	2				1	4				16														
LC. ZEROIZED D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	2			Τ		1				16														
D DEC COMPL. D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	222	2											1.1										· · · ·		
D NUM REG. R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	22	2	-		1		e 1																11		
R DECIMAL NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	22	2				T		1								Т	2	2					11		
NSTANT 17 IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	22	2	4			1	T										2	2					5		
IFT M'D TO 11M R TRIAL SUB'T NTROL RING 2 ZEROIZE	22	2				T	Τ						24 - C - C				2	2					Ø		
R TRIAL SUB'T NTROL RING 2 ZEROIZE	2		Τ	T	Τ																		16	12	СТ
NTROL RING 2 ZEROIZE		2	Ţ								٦					Τ							16	12	CI
2 ZEROIZE							Ι																		CT
VID DDA GOUCT	2	2		Ι	Ι						1												16	Ø	CI
M D DEC COMPL.	2	2	T			Τ	T			- 10 A	1					T						$\square$	Ø		CT
M'D NUM REG	2	2		Τ		ī		Ι			-1												Ø		C
	lō	l ō	T	Τ	Ι	Τ					0		5. al-	an an an an an an an an an an an an an a									n		8
D DEC COMPL				1	1							·											11		1
D NUM REG	1		1	1	1	1										T	2	2					11		
R DECIMAL	1				1	1	T										2	2					5		
NSTANT 17	1		1	1	1		1	1				1					2	2		1			Å		
IFT M'D TO אור TO אור	2	2	1	1				1				е 											16	12	CT
R TRIAL SUB!T.	2	2			1	1	1	1			1				1.								16	12	Ст
NTROL RING	1	1	1	1	1		1	1						2 ° 1											CT
2 ZEROIZE	2	2		1	1	1					1						1						16	Ø	Ст
M'D DEC COMPL.	2	2	+	+	1		1				1												A	~~~~	C
M'D NUM, REG.	2	2	1	1							1												Ø		CT
D			1	1	1	+	1						1					- 1					~~~		P
					1		1				1														
	$\mathbf{T}$			1			1	1																	
	1	1	+	1	+	1	1																		<u> </u>
	1	+	1	+	+	1	1																	· · ·	<u> </u>
	1	1	1	1	+	1	1	t																	<u> </u>
	1	+	1	1	+	1	1	1								+						<b>├</b> ── <b>†</b>			<u>†</u>
	1	+	+	+	+	+	1	<u> </u>				· •													<u>+</u>
	1	+	+	+	+-	+	1	t								+			54 <sup>(1)</sup>						<u> </u>
	+	+	1	+	+-	+	+	<u> </u>																	<u> </u>
N D	I'D NUM. REG.	I'D NUM. REG.     2	I'D NUM. REG.     2	1'D NUM. REG.         2         2	I'D DEC COFFL.         2         2           I'D NUM. REG.         2         2	1'D NUM. REG.         2         2           1'D NUM. REG.         2         2	I'D DEC COMPL.         2         2           I'D NUM. REG.         2         2	I'D NUM. REG.         2         2           I'D NUM. REG.         2         2	1'D NUM. REG.     2     2	P DEC COFFL.         P Z           1'D NUM. REG.         2           2         2		Processor         Processor <t< td=""><td></td><td>I'D NUM. REG.     2     2     1       I'D NUM. REG.     2     2     1</td><td>I'D DEC COEFL.     2     1       I'D NUM. REG.     2     2       I'D NUM. REG.     2     1</td><td>I'D DEC COMPL.     /     /     1       I'D NUM. REG.     2     2     1</td><td></td><td>I'D NUM. REG.     2     2     1     1       I'D NUM. REG.     2     2     1     1</td><td></td><td></td><td>1'D NUM. REG.     2     2     1     1       1'D NUM. REG.     2     2     1     1</td><td>I'D DEC COEFL.     2     2     1     1       I'D NUM. REG.     2     2     1     1</td><td></td><td></td><td></td></t<>		I'D NUM. REG.     2     2     1       I'D NUM. REG.     2     2     1	I'D DEC COEFL.     2     1       I'D NUM. REG.     2     2       I'D NUM. REG.     2     1	I'D DEC COMPL.     /     /     1       I'D NUM. REG.     2     2     1		I'D NUM. REG.     2     2     1     1       I'D NUM. REG.     2     2     1     1			1'D NUM. REG.     2     2     1     1       1'D NUM. REG.     2     2     1     1	I'D DEC COEFL.     2     2     1     1       I'D NUM. REG.     2     2     1     1			

		N	٨-	·S	E	C	T	IC	)N	]			F	1-	S	E	С	T	IC	10	V				
PROCESS				R	CA EF	LC	. D 01	EC N <sup>1</sup>	Г			Ø	÷ N X N			N	P	U	T			<b></b>	CO	UNT	ER
가지 않는 것은 것은 가지 않는 것이 있는 것이 같이 했다. 그 사람은 것이 같은 것은 것은 것이 있는 것이 같이 같이 없다.	11	10	9	8	7	6	5	4	3	2		11	10	9	8	7	6	5	4	3	2	1	DEC	M-D	CCT
MINIDEND	1										16											0			
SUBVISOR											11						2	2							
STORAGE DECIMAL											16													1	
1. CALC. ZEROIZED																									
2. M'D DEC. COMPL.																						L	6		
3. M'D NUM. REG								. 124.				1											6		
4. S'R DECIMAL												1										ļ	17		
5. CONSTANT 17												1								<u> </u>		1	12		
6. SHIFT M'D TO 11M	11																						1	12	CT11
7. 1st S'R TRIAL SUB'T	1										2	9	9	9	9	9	7	8					1	12	CT11
8. CONTROL RING				-																					CT11
9. B-2 ZEROIZE	1										2												1	0	CT11
10. PR. M'D DEC. COMPL	1					1				1.2	2												7		CT11
11. PR M'D NUM. REG	1										2												7		CT11
12. EZ	0										0												0	0	Ø
13. M'D DEC COMPL																							6		
14. M'D NUM. REG												1											6		
15. S'R DECIMAL												1											17		
16. CONSTANT 17					Γ							1											12		
17. SHIFT M'D TO 11M	1																						1	12	CT11
18. 1st S'R TRIAL SUB'T	1							Sugar Sugar			2	9	9	9	9	9	7	8					L I	12	GTII
19. CONTROL RING																									CT11
20. B-2 ZEROIZE	1										2												1	Ο	CTTI
21. PR M'D DEC COMPL	1										2												7		CTTI
22. PR M'D NUM, REG.	11	T									2							1. A. A. A.	-		T		7		СТТТ
23. EGD			1																		1	1	· · · ·		Ø
				1999 - 1 19						a sana												Į.	1		- ~
			1																		1				
		T	1.2														de e								
						1																			
			1																	Γ					
									1.00																

, <sup>.</sup>

PROCE MINIDEND SUBVISOR STORAGE DEC 1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.		10	9	R 8	CA EF 7	LC P 6	. D 01 5					Ø Ø	֯ XØ			N	P		Т				CO		.ED
MINIDEND SUBVISOR STORAGE DE( 1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.		10	9	8	7	6	5	A		P 1		and the second second second second second second second second second second second second second second second	COLUMN TWO IS NOT				1	$\underline{\smile}$				n managara			
MINIDEND SUBVISOR STORAGE DE( 1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.					1	And in case of the local division of the loc		4	3	2	1		10	9	8	7	6	5	4	3	2	1	DEC	M-D	ССТ
SUBVISOR STORAGE DE( 1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.					1	1	1				16														
STORAGE DE( 1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.					Î						16														
1. CALC. ZEROIZEI 2. M'D DEC. COMPI 3. M'D NUM. REG.	)	1.	1								16														
2. M'D DEC. COMPI 3. M'D NUM. REG.	L			1										1										- 1944 	
3. M'D NUM. REG.																							6		
						-	1			1		1											6		
4. S'R DECTMAL												1											Ø		
5. CONSTANT 17												1											17		
6. SHIFT M'D TO	1M	1																					6	12	CT11
7. S'R TRIAL SUB	T	1									1												6	12	CT11
8. CONTROL RING		_	1.4																						CT11
9. B-2 ZEROIZE		1									1	-									с. 1		6	Ø	CT11
10. PR. M'D DEC. C	OMPL.	1									1												12	Ø	CT11
IL. PR. M'D NUM. F	EG.	1									1												12	0	CT11
12. EZ	(	2									0													Ø	
13. M'D DEC. COMPI				1																					
14. M'D NUM. REG.			-				1.4					1											6		
15. S'R DECIMAL			1.1									1										·**	Ø		
16. CONSTANT 17				1						-		1											17		
17. SHIFT M'D TO	.1M	1																					6	12	CT11
18. S'R TRIAL SUB	T	1									1												6	12	CT11
19. CONTROL RING		1																							CT11
20. B-2 ZEROIZE		1	^			а. — А.					1												6	Ø	CT11
21. PR. M'D DEC. (	COMPL,	1	1								1												12		CT11
22. PR. M'D NUM. H	EG.	1									1												12		CT11
23. EGD																									Ø
													1										1. S. S. S. S. S. S. S. S. S. S. S. S. S.		
																		Τ							
												Ι													
				1.																			1		
											T														
									T		T			1							T	· · · · · ·			1

Plate 27C

Sort  $(N \div \emptyset \text{ or } \emptyset \div \emptyset)$ 

A problem of  $N \div \emptyset$  or  $\emptyset \div \emptyset$  in Zero Factor as shown on plate 26 may be plugged to Sort on the Constant and Program Plugboard. The control on diode  $\emptyset$ FM is shown on plate 26. The high level from either cathode of  $\emptyset$ FM raises the LI of ARG and ARZ. The high input to ARG opens this Gate. The LP of ARZ goes low to the RI of ARG to close this Gate. The RD of ARG taps off low to the RB of ARM to block any pulses at the RC of ARM.

The completion of the Zero Factor step is signalled by pulsing EGD. The RP of EGD goes low to the RC of the Negative Pulse Amplifier ARG1. The RP of ARG1 releases a positive pulse to pin 6 and out pin 9 of ARA1 to the RC of ARM and the RC and LC of ARG. The positive pulse is rejected at the RC of ARM and ARG but accepted at the LC of ARG. The LP of ARG releases a negative pulse to the RP of ART, triggering ART right. ARG and ARM rejecting the positive pulse prevents branching to a new step, ESI, or zeroizing the present Step Trigger, ESZ.

The LP of ART goes high to the LC of ARM. The LP of ARM releases a negative pulse to the RC of AGT on plate 28 to initiate the 20 MS Guard Delay used in Function steps.

The LP of ART also goes high to the LI of ARA1. The LD of ARA1 taps off high to the LD of ARA2, LD of ARA3 and RI of AGTZ. The stages with the high grids will do the following:

- 1. ARA1 The thyratron in ARA1 will fire when the Ready Line is grounded and energize the Sort Pulse Relay which is shown on plate 55.
- 2. ARA2 The thyratron in ARA2 will fire when the Ready Line is grounded and energize the Trip Pulse Relay which is shown on plate 54.
- 3. ARA3 The plates of ARA3 go low to the LI of AP3 shown on plate 30 resulting in cutting off the Timer.
- 4. AGTZ The RP of AGTZ goes low to the RI of ARG which taps off low to the RB of ARM. This low level on ARG and ARM is necessary in case the Trip Signal originated clears Selectors which might remove the high level from the LI of ARZ. For example, opening the Division Process Call would do this or breaking the Zero Factor Sort Line itself.

The Computer will not continue to calculate but instead the card will be ejected and sorted.

Stop  $(N \div \beta \text{ or } \beta \div \beta)$ 

A problem of N  $\div \emptyset$  or  $\emptyset \div \emptyset$  in Zero Factor as shown on plate 26 may be plugged to

Stop on the Constant and Program Plugboard. The control on diode  $\emptyset$ FM is shown on plate 26. The high level from the LK of  $\emptyset$ FM raises the LI of ARY. The high level from the RK of  $\emptyset$ FM raises the RI of ARZ. The RP of ARZ and LP of ARY are tied together so either N  $\div \emptyset$  or  $\emptyset \div \emptyset$  results in lowering the RI of ARG. The RD of ARG taps off low to the RB of ARM.

The completion of the Zero Factor step is signalled by pulsing EGD. The RP of EGD goes low to the RC of the Negative Pulse Amplifier ARG1. The RP of ARG1 releases a positive pulse to pin 6 and out pin 9 of ARA1 to the RC of ARM and RC and LC of ARG. The positive pulse is rejected at all points due to low grid levels. The rejected pulse prevents branching to a new step, ESI, or zeroizing the present Step Trigger, ESZ. The Computer cannot continue calculating so the operator must manually remove the card.

The Step Switch on the PTP, when operative, will put a high level to the RI of ARY. The RP of ARY goes low to the RI of ARG which prevents branching and zeroize as explained above.

# OUTPUT CONTROL: - Chassis #1 & #2

# Plates 28C, 29C & 30C

The various special Function Program and Step Triggers are located in Output Control Chassis - they are in OCL1 -

- (a) APT1 through APT4 controlling Select I through Select IV.
- (b) AAT1 and AAT2 controlling Punch Actuator Set I and II.
- (c) AST1 and AST2 controlling Punch Sort I and II.
- (d) ACT controlling Program Storage Clear.
- (e) ATT controlling Punch Trip.

and in OCL2 -

- (f) ART which controls the Zero Factor Reject Operation for Sort and Trip.
- (g) AGT initiates the guard time for the foregoing stages "b" through "f" except "d" when the Punch Ready Signal is present.

The branching into and out of "a" through "e" is exactly like the branching for the Numerical Steps. One function only of each type is described for the Triggers themselves.

# Sort 1, Set I and Clear Operation (Plate 28)

This plate shows the circuitry of three of the Function Steps. Each Function Step can be branched In from either a Numerical Step or a different Function Step. The Out branch from these Function Steps can go to either a Numerical Step or a different Function Step. Each Function Step is 20 MS in duration. In each step the Function is separate from the delay and Out Branch of the Step. This leaves the possibility of branching out of a Function Step without performing the Function.

# Sort I

Branching In the Sort I Step lowers the LI of the Diode Gate ASG. The ESI pulse to ASG causes a negative pulse to be released from the LP of ASG to trigger AST1 right.

The LP of AST1 goes high to the LI of ASD. The LP of ASD goes low to pull down the Sort I Out Line to condition the branching to the next step. The LD of ASD taps off high to the LD of thyratron ASA1. This fires the thyratron ASA1 resulting in energizing the Sort Pulse Relay in the Punch. The thyratron ASA1 cannot fire until the Ready Line, Cam C, is closed.

The LP of AST1 also goes high to the LC of ASM. The LP of ASM releases a negative pulse to the RC of AGT, triggering AGT right. This starts the Guard Delay of the step which is explained under a separate heading.

Set I

Branching In the Set I Step lowers the LI of the Diode Gate AAG. The ESI pulse to AAG causes a negative pulse to be released from the LP of AAG to trigger AAT1 right.

The LP of AAT1 goes high to the LI of AAD. The LP of AAD goes low to pull down the Set I Out Line to condition the branching to the next step. The LD of AAD taps off high to the LD of AAR. The high grid of AAR and the Ready Line, Cam C, being closed, allows the LP of AAR to go low to the RC of AAF1, kicking AAF1 right. AAF1 has a 10MS delay. While AAF1 is right its LP goes high to the LI of AAK1. The K-AAK1 goes high to the Set I Common on the Plugboard. The operation of this circuit on the Storage Bits is shown on plate 10. After 10MS AAF1 returns left and the Set Pulse is completed.

The LP of AAT1 also goes high to the LC of AAM. The LP of AAM releases a negative pulse to the RC of AGT, triggering AGT right. This starts the Guard Delay of the step which is explained under a separate heading.

# Clear

Branching In the Clear Step lowers the LI of the Diode Gate ACG. The low In line also lowers the LI of ASC. The K-ASC goes low to the Clear Common on the Plugboard. The additional conditioning of the Storage Circuit is shown on plate 10.

The ESI pulse to ACG causes a negative pulse to be released from the LP of ACG to trigger ACT right. The RP of ACT goes low to the LC of ACI. The LP of ACI releases a positive pulse to the RC of ACI. (ACI' operates in parallel with the right side of

ACI). The RP of ACI releases a negative pulse to the LC and RC of all MC Diode Gates. These Gates were conditioned by the K-ASC.

The LP of ACT goes high to the LI of ACM. The LP of ACM goes low to pull down the Clear Out Line to condition the branching to the next step. The LP of ACT also goes high to the RC of ACM. The RP of ACM releases a negative pulse to the RP of AGF1 to start the Guard Delay of the step which is explained under a separate heading.

#### Guard Delay of Function Steps

All Function Steps, Set, Sort, Select, Clear and Trip, use the same Guard Delay. Those Functions, which directly operate in the Punch, start with AGT for Ready Line protection.

Assuming AGT is right the LP of AGT goes high to the LI of AGD. AGD has a Ready Line control on its cathode but when the Ready Line is closed AGD conducts. The LP of AGD goes low to the RC of AGF1, kicking AGF1 right. AGF1 has a 10MS delay and, on its return left, the LP of AGF1 returns low to the RC of AGF2 kicking AGF2 right. The LP of AGF2 goes high to the LC of AGTZ. The LP of AGTZ releases a negative pulse to the LP of AGT, returning AGT left. AGT is normally returned left by this method instead of ESZ in order to set up this Trigger for a possible immediate Function Step following this one.

After 10MS, AGF2 returns left, and the RP of AGF2 goes high to the RC of AGA. The RP of AGA releases a negative pulse to the RC of ARG1. The plates of ARG1 release a positive pulse to the RC of ARM and LC and RC of ARG. The RI of ARG and RB of ARM are high except when the PTP Switch is in Step or  $\beta$ F (N  $\div \beta$  or  $\beta \div \beta$  Stop) is present. The RP of ARG releases a negative pulse to the RC of ESIA and LC of ESZA creating an ESZ and ESI Pulse. The RP of ARM releases a negative pulse to the RP of ARG are shown on plate 27.

Select Step (Plate 29C)

The purpose of the Select Step is to energize Selector Relays by means of a Select Thyratron. No control holes are necessary as the Program Branching Control governs when the Select step is to be used. There are four separate Select Steps, I, II, III and IV, each performing separate but similar functions, energizing Selector Relays. The thyratrons are fired in their Select Step but are generally extinguished by Punch Control. The cathode of each Select Thyratron is returned to ground through the Select Cam and the energized Manual Clear Relay Contacts or the energized Select Control Relay Contacts in series with the de-energized Trip Pulse Relay Contacts and the energized Manual Clear Relay Contacts.

The Manual Clear Relay is normally energized and only drops out if B+ is removed or in a Trip Step with the Punch Motor turned off. A Manual Clear will also deenergize the Manual Clear Relay. At 324°Punch time the Select Cam closes, then at 75° the Trip Pulse Relay de-energizes and at 135° the Select Control Relay energizes. At 200° the Select Cam opened so a Trip Pulse will break the cathode circuit when the Trip Pulse Relay energizes. The Select Thyratron can also be extinguished if the plate is grounded by Control Common or Selector Hold. At this time the Selector Relays do not drop out and the PTP neon indicator stays fired even though the thyratron is technically extinguished. The Thyratron can also be extinguished if its load (relay) is removed.

It is not necessary to fire the thyratron in order to branch out of a Select Step. The function of the thyratron is independent from the branching. One Select Thyratron can pull in all the Selector Relays if the program requires such an application. Each Select Thyratron plate has a six hole bus on the plugboard from which the Selector Relay Pull Up is plugged. An additional bus may be used if more than six Selector Relays are to be energized.

Each Selector Relay has its own half wave 115 volt DC Power Supply. The half wave gives high voltage for pull in and lower voltage for holding. The Power Supply for these relays are in the Selector Power Chassis (SEP). The Select Thyratrons are located under the meter panel in the Power Control end of the Computer.

# Operation

A branch, + or -, into a Select I Step is indicated by lowering the LI of diode APGA. The ESI pulse to APGA releases a negative pulse at the LP of APGA to trigger APT1 right. The LP of APT1 goes high to the LI of APD1 and LC of APMA. The LP of APD1 lowers the Select I branch Out Line. The LP of APMA releases a negative pulse to AGF1 to give the 20 millisecond Guard Delay of the step as shown on plate 28.

The RP of APT1 goes low to the RI of APD1. The RP of APD1 goes high to the grid of the Select I Thyratron causing this thyratron to fire. Any Selector Relays whose Pull Up is plugged will be energized. The indicator neon on the PTP will fire and remain fired until the thyratron is extinguished.

The Manual Clear will Zeroize the Select Step Triggers. This is necessary to prevent leaving a Select Thyratron fired if the Computer hangs up in a Select Step and it is desired to Clear and Restart the problem.

CAN

Trip (Plate 30C)

Trigger ATT is pulled right through ACG when branching into Trip. ATT raises the left grid of ATM1 to fire the Thyratron and operate the Trip Pulse Relay in the Punch when the Ready Line and cathode go to ground. The left divider of ATM1 also raises the grids of ATA which operates the Reproduce Power Relay in a Reproduce Operation. The high from the LP of ATT to the RC of ATM2 causes the RP of ATM2 to release a negative pulse to AGT to start the Guard Delay for this step as shown on Plate 28 . The plates of ATA also operate AP3 to pulse the master control on the Timer left since the Trip Signal indicates the end of the problem. The input from the plates of ATA into APC1 is for certain test conditions. Whenever a Trip Signal is received, the left grid of APC1 is cut off. The right grid of APC1 is controlled by the Punch Motor Switch. When the Motor Switch is On, a +70R Supply is available to the right grid so APC1 remains conducting during a Trip. When the Motor Switch is Off, the right side of APC1 does not conduct; therefore, when a Trip Pulse occurs, APC1 is cut off on both sides causing the Manual Clear Relay to de-energize. This relay dropping out will Zeroize all 12 Storages, break Selector Hold and the Control Common. The same result, APC1 cut off, can be accomplished manually. When the Clear Switch on the PTP or Unit and Clear Switch on the Punch is operated, the Cathode Circuit of APC1 is broken and the tube stops conducting.

When the Trip Pulse is received with the Motor Switch Off and the Timer Cut-off blocked, a Test Problem can be run in the Calculator which will be completely cleared every time a Trip Pulse occurs. All Selector Relays will drop out and all Storages will be cleared. Since the Timer Cut-off is blocked, problem repeat being plugged will cause calculation to start from the beginning. ATT may be operated directly from the Punch Non-Calculate Cam Switch through the filter of ATR for the purpose of tripping the first card fed through the sensing cycle for that card.

# SELECTOR RELAY CONTROL

i **Pláte 310** se sobr E brokové terte lesit

# This circuit shows the various controls available to pull in or hold in Selector Relays and the Select Thyratrons. The Common Busses are located on the Field Plugboard and the Selector Hold Bus is located on the Program Plugboard. The Manual Clear Relay is located in the Power Control end of the Computer. The Select Cam, Select Control and Trip Pulse Relays are located in the Punch.

# Control Common

The Control Common and Select Thyratron cathodes are returned to ground through the energized Manual Clear Relay contacts and either the Select Cam or the energized Select Control Relay contacts in series with the de-energized Trip Pulse Relay contacts.

The Control Common is normally broken when the Trip Pulse Relay is energized. This gives the Selector Relays the maximum drop out time before the sensing switches break.

When a card is manually released, Card Release Operation, the Trip Pulse Relay is not energized. The Select Control Relay, being cam controlled, will therefore break the Control Common before the sensing switches break.

#### Selector Hold

The Selector Hold Bus is returned to ground through the energized Manual Clear Relay contacts. The Manual Clear Relay remains energized from card to card so therefore the Selector Hold is a constant ground. Use of the Selector Hold Bus enables a Selector Relay to be held in from card to card.

# Delayed Control Common

The Delayed Control Common is returned to ground during the short interval after the Trip Pulse Relay energizes until the Select Control Relay de-energizes. The purpose of this line is to delay using the Control Hole in a card until that card has been completely calculated (Trip Pulse). A Selector Relay which is energized by the Delayed Control Common will not remain energized until the following card is sensed unless Selector Hold is used.

#### TEST COUNTER

# Plate 320

The Test Counter is controlled in its operation from the Test Counter Panel which is located in the center rear of the Computer. The purpose of the Counter and Panel is to assist in servicing the Computer. By use of the Counter and Panel it is possible to stop the Computer calculation after a predetermined quantity of shifts, carries or RIGS. The operation of the Off-On switch enables the Counter to be effective. The Panel can be set to stop the Computer in any calculating step by use of the Step switches.

# Input

The source of input to the Test Counter is controlled by the setting on the Panel Stop Switch.

Post or Pre RIG - RIG1' in the RIG (plate 5). Pre SIG - SK2 in the Decimal Counter (plate 4). Pre CIG - CSK in the Carry Input Generator (plate 3).

#### Output

The destination of output from the Test Counter is controlled by the setting on the Panel Stop Switch.

Post RIG - CX in Carry Input Generator (plate 3). ØF2 in Zero Factor (plate 26). Pre RIG - RB in Sign Bias (plate 43). PMDR in Multiplication and Division (plate 23 and 25). Pre SIG - SMG in the Decimal Counter (plate 4). Pre CIG - SCK1<sup>®</sup> in Carry Input Generator (plate 3).

The Test Counter has a capacity of 400. At a count of 400 all Count Triggers are left. Trigger TB is right raising the cathode of TK through the Off-On switch. The Counter, therefore, becomes effective when its count becomes 400.

There are three Count Set switches on the Test Counter Panel, Units, Tens and Hundreds. The Count Set switches are set to a value which represents the number of pulses permitted before the Test Counter becomes effective. For Example: The Computer is to be stopped before the 21st shift pulse is released. The Stop switch is set to Pre SIG. The Count Set switch has a zero Unit setting and a two tens setting. The TCR is set at Pre SIG 20. This setting indicates that 20 shift pulses may occur prior to the TCR reaching 400.

The value set in the Count Set switches is placed into the Counter as the complement of 399. If the value in the switches is 20, the Counter value would be 399-20 or 379. This complement value is placed into the Counter by the B-5 Zeroize. The letters under the Counter Triggers refer to connections made to the Panel for use with the B-5 Zeroize. This Zeroize is effective on the Counter whether the Off-On switch is effective or not. Even though the Counter has a capacity of 400 the Complement of 399 is placed in the counter. The operation of DEA, Decimal Registration, adds one more to the Counter bringing its value to the complement of 400. This is necessary in case the Count Set is set at zero. If the complement of 400 were used the complement of zero is 400 which to the Counter would be zero. Using 399 instead, enables the Counter to go to 400 by DEA which then makes the Counter 400 before any Stop switch pulses can occur.

The Test Counter Triggers have the following values.

Digit	4	2	2	1
1				1
2			2	
3			2	1
4		2	2	
5		2	2	1
6	4		2	
7	4		2	1
8	4	2	2	
9	4	2	2	1
0				

Overcarry occurs from Units to Tens and from Tens to Hundreds.

The Test Counter is only effective in the step set on the Step switches. When the selected step is reached the LP of this selected Step Trigger goes high to the LB of TSA. The LP of TSA goes low to the RI of TG, a Cathode Follower on the right side. This lowers the cathode of Gate TG. When DEA returns left its LP goes low to the RC of TS, triggering TS right. The LP of TS goes high to the LI of TG, opening the Gate. The LP of TS also goes high to the RC of TSA. The RP of TSA releases a negative pulse to the RC and LC of T1 to increase the count in the Test Counter by one. This brings the count in the Counter to the complement of 400.

Gate TG being open allows the selected pulses from the Stop switch to be accumulated in the Counter.

The SD position on the TCR Panel is connected to the LP of TSP. When the Computer is in the step selected by the Step switch the LP of TSP goes low to the SD jack. This SD jack can be plugged into the oscilloscope using the (-) input. This is the same as triggering from a Step Trigger. The TCR input on the Sweep Delay is not required.

# Plate 330

The purpose of the VAD Chassis is to provide:

- (1) a visual indication on the Operator's Panel which will persist until manually reset
- (2) and stop the operation of the Punch

whenever the power line voltage variations cause the D.C. Supply voltages to exceed a predetermined safe operating range. The circuit has been made failsafe by arranging it so that an indication is provided not only when the supply voltages exceed a safe operating range, but also in the case of a D. C. supply voltage failure or an open interlock switch.

The circuit contains a Detector, Mixer, Inverter and an Output stage. The Detector consists of two self-extinguishing Thyratron Circuits, THY1 and THY2. The Control Grid Resistor of each Thyratron is returned to individually adjustable reference voltages. By adjusting these reference voltages, an output indication can be provided at any desirable plus or minus supply voltage variation. The power supply voltage -150, which is monitored, is applied to the cathode of Thyratron, THY1, and to the control grid of Thyratron, THY2, so that any variation in the power supply voltage appears directly in both of the Thyratron grid-to-cathode circuits but of opposite polarity. If the magnitude of the supply voltage should increase, the grid-to-cathode voltage of Thyratron, THY1, will become more positive while the gridto-cathode voltage of Thyratron, THY2, will become more negative. Should the magnitude of the supply voltage increase beyond the safe operating limit (150 + 8%) Thyratron, THY1, will fire. If the magnitude of the supply voltage should decrease, the grid-to-cathode voltage of Thyratron, THY2, will become more positive while the grid-to-cathode voltage of Thyratron, THY1, will become more negative. Should the magnitude of the supply voltage decrease beyond the safe operating limit (150 - 8%), Thyratron, THY2, will fire.

# Operation

The plates of the Thyratrons are direct coupled to the grids of a Mixer stage, MXR. Both triodes of the Mixer stage are normally conducting. When a Thyratron fires, one of the triodes of the MXR stage will become cut-off. This will cause the Inverter stage, INV, which is normally non-conducting to go into conduction. The Inverter plates now being low, cut-off the normally conducting Output stage, OTP, and the relay in the plate circuit of OTP becomes de-energized and its contacts provide the necessary output. The relay is then locked-out by one of its own contacts so that it cannot be energized again until the Clear Punch Switch, located on the Operator's Panel in the Punch Unit, or Service Switch under the TCR Panel, is closed.

When the Power supply voltages exceed the safe operating limits, one of the Thyratrons will fire and then extinguish itself, the red Voltage Indicator Light on the Operator's Panel will go On and the Punch Operation will stop. The machine will remain in this condition until the operator manually resets the VAD with the Clear Punch Switch. If the operator tries to reset the VAD while the line voltage is still beyond the safe operating limit, the red Voltage Indicator Light will go out while the Clear Punch Switch is closed, but it will immediately come back on when the switch is released indicating an abnormal voltage condition. If the line voltage had come back within the safe operating range and then the operator tries to reset the VAD, the red Voltage Indicator Light will go out when the Clear Punch Switch is closed and it will stay out when it is released indicating that the machine is now ready for normal use.

The relays affected by the +150 volt supply to the punch are:

K2	B+ Failure
K17	Select Control
K18	Calc. In Progress
<b>K</b> 8	Secondary Reproduce
K16	Trip Pulse
K7	Sort Pulse
<u>K211</u>	Reproduce Power

# Plate 34C

The Automatic Circuit Timer is a device to start the Computer over again in case an incorrect result or a transient pulse prevents the Computer from reaching the Trip or end of computation step. The Restart Signal is pre-controlled by the Programmer from the Plugboard. When plugged to Restart Step only the step in which the stoppage occurred is restarted. If plugged to Restart Problem the Automatic Timer has the same effect as the initial calculator Start Signal.

# Circuit

The Restart Circuit is contained in the SCL Chassis, and operates as follows: Trigger EP3 is the master control which is kicked right by EP thru ESB1 to unlock the Timer on a calculator Start Signal. EP3 going right cuts off the right side of EPX. The left side of EPX is normally cut off, therefore the plate starts to rise, delayed by a large capacitor and high resistance plate load. If allowed to continue the plate voltage would rise far enough to fire two neons and apply a positive pulse to the two "C" inputs of EP5, however, EP4 is operated by EZ at the start of every step to recharge the capacitor in the plate circuit of EPX and prevent the neons from firing. The time for the plates of EPX to rise to the neon firing potential is approximately 300 milliseconds or roughly three times the duration of the longest problem. If a step is not completed within this time the pulse at the inputs of EP5 is passed thru the side which is held open by Plugboard Program which connects the bias input to ground. The left side of EP5 kicks EP to restart the problem and the right side of EP5 kicks EZ to restart the step. The Trip Signal through ATML or ATM2 in OCL returns EP3 to lock the Timer during the intervals between problem calculations.

In restarting a step, the left grid of  $EP4^{\ddagger}$  is in parallel to the right grid of EP5 and therefore passes the same pulses as EP5 in order to return MC2 and  $\not ORS$  in  $\not OF$  should either be on the right. EP3 is also returned by the right side of  $EP4^{\ddagger}$  when the Program Test Panel switches are in use. EP3C is a diode and RC circuit to insure that the Master Timer Trigger EP3 is on the left when the Computer D. C. voltages come on during the turn on period. The Minus Voltages coming on first apply a clamping voltage to the right grid of EP3 and then when the Plus Voltages follow, the cathodes of the diodes EP3C rise slowly above the plates and the diodes cease to conduct.

#### PROGRAM TEST PANEL

# Plate 35C

In addition to serving to indicate the various digits in the Accumulator, elements called (Keyboard Biases), etc., the Program Test Panel provides the means to advance to any step of the program and to call V1, V2 or the Result as desired with its identity (N1---N36 or S1---S12,) decimal and such indicated. Briefly the sequence of operation of the switch is:

Step, Clear, Start, then to Dial, if other than the first step is desired, or to Read. Then Vl, V2 or R may be depressed in any order and more than once if desired.

The functions of the switches and associated circuitry are described.

# Program Test Panel Operation

#### $\mathtt{Step}$

The Automatic Circuit Timer is made inoperative by returning its Master Control Trigger EP3 whenever Switch #1 is placed in either the Step or Read positions. The opening of C2 or C3 Contacts allows the right grid of EP4<sup>®</sup> to go from -90 Volts to ground and the right plate of EP4<sup>®</sup>, in turn, clamps EP3 left.

The Step Zeroize and Advance Pulses ESZ and ESI are blocked by the right grid of ARY being raised to ground through Cl which, in turn, closes the right gate of ARG. Therefore, if a step is started, it can go to completion but no branching will take place. The Step Trigger for the step just completed will remain on the right.

# Clear

C2 clears all the Storages and Select Circuits including the Program Board Hold Common by de-energizing the Manual Clear Relay. This Clear Operation may be performed regardless of the position of Switch #1.

#### Start

Cl calls for a normal Start Signal by grounding the Start Line. Contacts C2 allow EGD to operate the Program Test Check Trigger PT1. An incorrect result will fail to operate PT1 and prevent advancing from the step in which the error occured.

When Switch #1 is in the normal position, the Check Trigger has no function although the Check Indicator will light if switch #3 is held up. The Start Function is independent of Switch #1 and may be operated for trouble shooting with the Test Counter Panel. When Switch #1 is in the Step position, the Dial is operated to give the desired number of steps to be advanced. The A Contacts on the Dial are closed while the Dial is operating to open the right Gate of PT2 which allows the Program Test Check Trigger PT1 to be operated. Dialing a 1 opens the Interrupter Contacts once allowing PT4 to go to the left. The .022 mfd. Capacitor, in ES13, prevents contact bounce in the Dial Interrupter Contacts from operating PT4 more than once per interruption.

The LA point of PT4 pulses the right grid of ARY below cut-off which, in turn, opens the right Gate of ARG. The left plate on the same negative pulse, operates PT3 which allows the Gate of ARG time to open. The return of PT3 to the left operates EGD through the left side of Gate PT2, which is held open on a correct result by PT1. EGD, in turn, initiates an ESI and ESZ pulse which returns the present Step Trigger and operates the next step in the branch.

The interval between pulses from the Dial is 200 milli-seconds which is longer than any step; therefore, the Computer can finish one step before an Advance Pulse is received to go to the next step.

#### Read

Contacts C3 (a & b) open to hold the Automatic Restart Control Trigger EP3 off the same as the Step position does.

The call for Storage is blocked to prevent clearing of the Result during the reading operation because Contacts C3 (c & d) allow the cathode of ERK to go to ground during Zeroize Guard Time, EZ, without calling the Result through the ERK bus.

C4 raises the cathode of CX through a 5K Resistor to block the Computer immediately after the RIG cycle called for to read V1, V2 or R. No carries are allowed if a Negative Factor is read on an Addition or Subtraction step; therefore, each negative digit will be the complement of 10 instead of 9.

Vl

C3 closes to start the step by kicking EZ. MC2 is also returned to the left, if it should be on the right, in order that V1, V2 or the Result can be read with its proper sign on Addition or Subtraction.

Vl is registered into the Accumulator in the normal manner and left there since further operation of the step is blocked by Switch #1.

<u>V2</u>

C4 (d & e) open to prevent calling V1 through the EMK Bus. The ESK Bus is transferred by C4 (a, b, & c) to the cathode of EMK, therefore, V2 is substituted in place of V1 and is registered into the Accumulator when EZ is operated by C3 (a & b) which close after C4 contacts have completed their transfer operation.

R

The Result Bus ERK which is disconnected from the cathode of ERK by the Read Switch is connected to the cathode of EMK by C4 (a & b) and then contacts C3 (a & b) close to register the Result into the Accumulator.

NOTE: When V1, V2 or R is depressed in an Addition or Subtraction Process, a minus value will be subtracted, resulting in its 10's complement being read on the PTP.

# B2-B5 ZEROIZE

# Plate 36C

# Maintaining B5 at -90

The plate level of VTB5 governs the grid level on the right side of ZR5. This grid will control the cathode level. A rise or fall of this grid level will therefore affect the cathode level similarly. Since the left grid is maintained at -90 any change on the cathode will affect the left plate. The voltage level change on the left plate will be fed back to the control grid of VTB5 to adjust its conduction to bring its plate level back to -90.

#### B-5 Zeroize

When EZB5 goes right its LP, through the 220 uuf capacitor, will hold the grid of ZD52 high for approximately 60 us. The RP of EZB5, going low, will then cutoff ZD52 causing its plate to go high. Through the 1000 uuf capacitor, the grid of ZB52 is raised and the tube conducts. ZB52 conducting will disable ZR5 and also lower the control grid of VTB5 enough to cutoff this tube. This allows the plate of VTB5 to go to approximately ground potential and give the Zeroize effect.

# Trigger Zeroize

B2 - Acc. (1A-11A incl.), M-D chassis, CCT except CT11
B5 - All other Triggers except those listed below
ESZ - Step Triggers, Function Triggers & AGT.
ESI - MC2, ØRS (also by step repeat)
EBS is Zeroized when ER goes right
EP3 - Trip Pulse, Clear Switch (Punch and PTP), Step & Read Switch (PTP)

#### KB RECOVERY AND DECIMAL CONTROL

#### Plate 37C

In the Computer, a means is provided in order to read the Numerical Value, Decimal Value and sign of the Numerical Value. A reading voltage is employed for this purpose and is called KB, Keyboard Bias.

There are 36 Elements in a full capacity Univac 120. Each Element may represent a Constant or a Card Field. Each Element has its own Decimal Location. It is not possible to use all the Elements at once so each must have its own reading voltage which can be called upon when required. This reading voltage is called KB.

There are 12 Storages in a Univac 120. Each Storage has its own associated circuitry which is referred to as KB but the voltage levels and the circuitry are not the same as that employed by Elements. When a specific Storage is called for the reference is made that the Storage KB is raised.

This plate gives an example of how KB is raised and shows the KB Recovery Operation. KB Recovery Operation is, as the name implies, used to lower a KB more rapidly than if it recovered from its own circuitry.

# Operation

In the center of the plate are three circles labeled V1, V2 and R. V1 represents the first factor, Minidend (EM), V2 the second factor, Subvisor (ES), and R the Result, Storage (ER). As the various control circuits are encountered at various times V1, V2 or R will be pulled low. On this plate when V1 is pulled low the LI of KBA is lowered causing the LP of KBA to go high. Since V1 was plugged on the Program Board to N1 the KBA stage that is cutoff represents Element N1. The high level from the LP of KBA raises the grids and cathode of KB (1). This high level from the K-KB (1) is called Keyboard Bias. The high level from K-KB (1) goes to the following.

- Plate of a diode located above the Plugboard Mechanism. The cathode of the diode is raised and is connected to the Nl Decimal Locator on the Plugboard. Here the Nl position is plugged to any of the ll decimal positions. This plate uses a 2/l decimal for Nl. This 2/l decimal is permanently connected to a group of neons, as shown, which are located on a panel located behind the DCL chassis. The KB level fires the neons which in turn condition the Decimal Counter Gates as shown on plate 4. There is one group of neons for each decimal position 11/10 to 1/0. Each Element uses one half of a diode. This diode prevents backfeed in the event two Elements use the same decimal.
- 2. The Plugboard position, marked Element Designators, at the N1 position. This high level at this point on the Plugboard is available to be wired to a Card Field or a Constant selection. If a Card Field is chosen the KB level is carried to the Punch Plugboard by means of a Transfer Line. If a Constant is chosen the KB level is plugged to one of the constant, C, hubs. If the value of the Element is to be negative then the N1

position must also be plugged to the Minus position which is located next to the  $N_1$  hub.

At the top right of the plate is stage  $\not$  FDl. This stage functions whenever a Control Ring Pulse occurs and when EZ goes left. In a normal step these times would be when the following stages <u>return left</u>: EZ, EM, ES, ER, EPM, EPS and EPP.  $\not$  FDl remains right for 25 us and during this interval the KB Recovery Circuit is in operation. The LP of  $\not$  FDl goes high to  $\not$  LDl &  $\not$  LD2. The high level from the K of  $\not$  LDl and K- $\not$  LD2 raises the plates of all KBR and FD diodes. These diodes, in turn, raise their cathodes and any cathode that had been low, KB call, will be returned high. Any cathode going low will be held up until  $\not$  FDl returns left. This insures a rapid return of the KB level so that the next rising KB level will not be able to temporarily keep two KB levels high at the same time. This will reduce the possibility of wrong Decimal Registration and false Double Input Operation.

Each of the 40 Program Steps has its own associated  $V_1$  and  $V_2$  and R as shown on plate 38.  $V_1$  and  $V_2$  can be plugged to any Element or Storage. The same Element or Storage can be used twice in one step or in any other step. The R position can only be plugged to a Storage. That storage cannot be used as a  $V_1$  or  $V_2$  in that same step.

The KB level is normally a low level and is raised only when that KB is called for. The call is controlled by one of the various Control Triggers.

#### PLUGBOARD CONTROL

#### Plate 38C

The Plugboard Control Plate shows the various connections required in order to perform the functions necessary in a calculating step.

The basic control is the Step Trigger, such as 2ES. This Trigger conditions an associated group of Amplifiers.

1. ESF Subvisor Control  $(V_2)$ 

- 2. EMF Minidend Control  $(V_1)$
- 3. ERF Result Control (R)
- 4. EPF Process Control (PROC)
- 5. EBP Plus Branch Control
- 6. EBM Minus Branch Control

The Amplifiers enable the Computer to perform any of the four mathematical processes, handling each factor, V,  $V_2$  and R, independently.

# Step Control

There are 40 calculating steps in the Computer, each step being controlled by a Step Trigger. Each Step Trigger, through its associated Amplifier controls the Process,  $V_1$ ,  $V_2$ , and R and Out branch hubs of that particular step. The  $V_1$  (Minidend),  $V_2$  (Subvisor), and R (Result) cannot all be used simultaneously so each Amplifier controlling these hubs has a cathode control so that their values can be called upon at specific times during a calculating step. This means that only one of the three values,  $V_1$ ,  $V_2$  or R, can be read at a time. This is the source of control as to which KB is to be raised. The plugging of the plugboard hubs are on plate 37.

# Branching Control

Each Step Trigger is kicked from one side of a Diode Gate. There is one side of a Diode Gate for each Step Trigger. The Diode Gate is conditioned from the In hub of the Plugboard. There is an In hub for each Diode Gate. The Diode Gates are pulsed by the ESI, Step Advance Pulse, at the beginning of each step. At the same time the ESZ, Step Zeroize Pulse, is released to return the previous Step Trigger left.

The In hub is plugged from the (+) or (-) Out hub of another step. The Out hubs are controlled by the EBP and EBM Amplifiers. The sign of the Result of a step is indicated by the position of Trigger EBS. If the Result is positive or zero, EBS is conducting on the left, and, through the Cathode Follower EBP, lowers all EBP Amplifier cathodes. The Amplifier with a high grid conducts and lowers its respective (+) Out hub. If the Result of the step is negative the low into the LI of MC7 and high from the LP of MC7 opens LI of Gate EBG. Trigger ER going right Zeroized EBS, if EBS was right. During ER time MS goes right and the LP of MS reads Gate EBG. A Minus Result finds the Gate open so the LP of EBG releasing a negative pulse pulls EBS right. The EBP cathode is raised and the EBM cathode is lowered. This causes the (-) Out hub to be pulled low for Minus Branching.

#### CONTROL RING

#### Plate 390

This circuit shows the various means the Control Triggers in a calculation step are operated. Only one Control Trigger can be right at any specific time. Each time a Control Trigger is returned left the KB Recovery Circuit functions as shown on plate 37. The following is a general sequence of operation.

- 1. EZ 450 us delay to allow B2, B5 and Storage Zeroize. Timer is reset.
- 2. EM Minidend Operation
  - A. M'd Decimal Complement Registration
  - B. M<sup>®</sup>d Numerical Registration
- 3. ES Subvisor Operation
  - A. S'r Decimal Registration
  - B. Shifts
  - C. S'r Decimal Complement Registration
  - D. S'r Numerical Registration
- 4. ER Result Operation
  - A. Result Decimal Registration
  - B. Shifts
  - C. Test RIG
  - D. Result set in Storage
- 5. EDPZ 14 us delay for Storage Set Recovery
- 6. EPZ 450 us delay to obtain a B2 Zeroize
- 7. EPM Proof Minidend (Storage) Operation
  - A. Storage Decimal Complement Registration
  - B. Storage Numerical Registration
- 8. EPS Proof Subvisor (Subvisor) Operation
  - A. S'r Decimal Registration
  - B. Shifts
  - C. S'r Decimal Complement Registration
  - D. S'r Numerical Registration
- 9. EPP Minidend Subtraction Operation
  - A. M<sup>®</sup>d Decimal Registration
  - B. Shifts
  - C. M<sup>1</sup>d Numerical Registration
- 10. CØD 100 us delay to allow  $\emptyset$  Check lines to normalize

Each of the above Control Triggers operations are shown on other plates in detail.

C-138
### Plate 40C

This circuit is employed by all four of the Processes, +, -, x and  $\div$ . The circuit is only employed during ES and EPS Control Circuit Time. The circuit has two basic functions:

- 1. During ES time pre-condition SB and gating control for the Process plugged.
- 2. During EPS time pre-condition SB and gating for the reverse of the Process plugged.

## Operation

#### Addition Process

The + Process line controlled from EPF through the Plugboard wire lowers the LI of EIA. This cuts off the LP of EIA during the entire step but the plate level cannot rise until the LP of EPI also is cutoff. The LP of EPI is cutoff when ES is right, plate 14. The RP of ES goes low to the LI of EP2. The grids of EP1 and EP2 are all tied together so both stages are cutoff. All plates of EP1 and EP2, except the LP of EP1, are connected to plates of tubes which are conducting so no appreciable change can occur on their plates. The LP of EP1 can go high in conjunction with the LP of EIA to raise the plates of diode EIA2. The left cathode of EIA2 raises the LI of Gate DPG2 to hold this Gate open during all of ES time. The right cathode of EIA2 raises the LI of PSA so that when DRB goes right during ES time the Add Bias will be raised. SB is not raised when ES goes right but merely prepared for future use in ES time.

During EPS time the RP of EPS goes low to the LI of EPP2. The grids of EPP2 and EPP1 are tied together so that both stages are cutoff. Only the RP of EPP1, which is connected to the RP of EIA, is free to go high. The high from the RP of EIA and EPP1 raises the plates of diode EIS1. The left cathode of EIS1 raises the LI of Gate DPG2 to hold this Gate open during all of EPS time. The right cathode of EIS1 raises the RI of PSA so that when DRB goes right during EPS time the Subtract Bias (proof process) will be raised. SB is not raised when EPS goes right but merely prepared for future use in EPS time.

# Subtraction Process

The - Process line controlled from EPF through the Plugboard wire lowers the LI of EIS. This cuts off the LP of EIS during the entire step but the plate level cannot rise until the RP of EP1 also is cutoff. The RP of EP1 is cutoff when ES is right, plate 14. The RP of ES goes low to the LI of EP2. The grids of EP1 and EP2 are all tied together so both stages are cutoff. All plates of EP1 and EP2, except the RP of EP1, are connected to plates of tubes which are conducting so no appreciable change can occur on their plates. The RP of EP1 can go high in conjunction with the LP of EIS to raise the plates of diode EIS2. The left cathode of EIS2 raises the LI of Gate DPG2 to hold this Gate open during all of ES time. The right cathode of EIS2 raises the RI of PSA so that when DRB goes right during ES time the Subtract Bias will be raised. SB is not raised when ES goes right but merely prepared for future use in ES time.

During EPS time the RP of EPS goes low to the LI of EPP2. The grids of EPP1 and EPP2 are tied together so that both stages are cutoff. Only the LP of EPP1, which is connected to the RP of EIS, is free to go high. The high from the RP of EIS and LP of EPP1 raises the plates of diode EIA1. The left cathode of EIA1 raises the LI of DPG2 to hold this Gate open during all of EPS time. The right cathode of EIA1 raises the LI of PSA so that when DRB goes right during EPS time the Add Bias (proof process) will be raised. SB is not raised when EPS goes right but merely prepared for future use in EPS time.

### Multiplication Process

The x Process line controlled from EPF through the Plugboard wire lowers the LI of EIM. This cuts off the LP of EIM during the entire step but the plate level cannot rise until the LP of EP2 also is cutoff. The LP of EP2 is cutoff when ES is right, plate 22. The RP of ES goes low to the LI of EP2. The grids of EP1 and EP2 are tied together so both stages are cutoff. All plates of EP1 and EP2, except the LP of EP2, are connected to plates of tubes which are conducting so no appreciable change can occur on their plates. The LP of EP2 can go high in conjunction with the LP of EIM to raise the RP of diode EIM1. The right cathode of EIM1 raises the RI of DMD and from the RD of DMD raises the LD of PMP to prepare for Multiplication Process as shown on plate 23.

During EPS time the RP of EPS goes low to the LI of EPP2. The grids of EPP2 and EPP1 are tied together so that both stages are cutoff. Only the RP of EPP2, which is connected to the RP of EIM, is free to go high. The high from the RP of EIM and EPP2 raises the RP of diode EID1. The right cathode of EID1 raises the LI of PDP to prepare for Division Process as shown on plate 25.

### Division Process

The ÷ Process line controlled from EPF through the Plugboard wire lowers the LI of EID. This cuts off the LP of EID during the entire step but the plate level cannot rise until the RP of EP2 also is cutoff. The RP of EP2 is cutoff when ES is right, plate 24. The RP of ES goes low to the LI of EP2. The grids of EP1 and EP2 are tied together so both stages are cutoff. All plates of EP1 and EP2, except the RP of EP2, are connected to plates of tubes which are conducting so no appreciable change can occur on their plates. The RP of EP2 can go high in conjunction with the LP of EID to raise the RP of diode EID2. The right cathode of EID2 raises the LI of PDP to prepare for Division Process as shown on plate 25.

During EPS time the RP of EPS goes low to the LI of EPP2. The grids of EPP2 and EPP1 are tied together so that both stages are cutoff. Only the LP of EPP2, which is connected to the RP of EID, is free to go high. The high from the RP of EID and LP of EPP2 raises RP of diode EIM2. The right cathode of EIM2 raises the RI of DMD and from the RD of DMD raises the LD of PMP to prepare for Multiplication Process as shown on plate 23.

# Plate 41C

The Check Counter (CCT) receives its count from Shift Pulses but only under limited conditions. The Counter is opened to count Shift Pulses under the following conditions:

- 1. ES time for Complementize indication.
- 2. EPP time in Multiplication or Division only.
- 3. Zero Check time to bring the CCT Count to 10.

The Counter counts shifts during ES when the M<sup>I</sup>d and S<sup>I</sup>r are being aligned, and it indicates whether or not the M<sup>I</sup>d is shifted 11 times or more.

The reason for the count of ll can be explained by inspection of possible cases that can occur. The farthest place to the left in the Accumulator that a number may be entered is 10A. For the first ll shifts it is impossible for any number to arrive in llM. Therefore, carry indications would be true indications coming from llM up till this time. However, if the M<sup>4</sup>d is shifted ll times or more to align, then there can not possibly be a number in llA, and there is a possibility of a number in llM that would not give an overcarry indication should there be one due to a negative number. Therefore, the indication is taken from llA. The most shifts that can occur to align is 22, making it impossible for the first digit of the M<sup>4</sup>d to get into llA again. Thus the indication can be taken from llA after ll shifts. Actually because of the decimal input positions the count is never ll, but may be more or less than ll.

CTll is Zeroized by B5 so that the rest of the counter may be Zeroized by B2 to be used in the Zero Check Operations and still retain the 'over ll shifts' indication for use in the rest of the problem.

The CCT counts shifts during EPP in Multiplication or Division to record the number of shifts required to align the proof result with the M<sup>®</sup>d. During Zero Check additional shifts can be generated to bring the times the Proof Result was shifted to a total of 10. This will insure checking 10 Proof Result digits for zero.

The CCT counts shifts during Zero Check in any Process when the count in the CCT at this time is less than 10. In Addition or Subtraction the CCT count will always be zero so a total of 10 shifts are required to reach a count of 10 in the CCT. This extra 10 shifts allows a total of 20 digits to be Zero Checked. In Multiplication or Division there generally is some count, from EPP time, in the CCT. If this count is less than 10, shifts will occur to reach a count of 10.

## Operation

ES Time. ES is on the right so the LP of ES is high to the LI of ESA. The LD of ESA taps off high to the RD of EMZ. The RP of EMZ goes low to the LI of CGA. The LP of CGA is tied to the RP of CCM and the RP of CCM is also cutoff. (CTll is left so its RP is high to the RD of DCK2. The RP of DCK2 is low to the RI of CCM holding CCM cutoff).

The high from the RP of CCM and LP of CGA raises the LI of CTSG to open this Gate to shifts during ES. The Count Triggers in the CCT indicate count as their stage names state. At a count of 10, CT10, CT8 and CT2 are right. At a count of 11, CT11, CT10, CT8, CT2 and CT1 are right. If the number of shifts exceeds 16 the CCT is closed to any shifts after 16. At a count of 16 only CT11 is right. The RP of CT11 is low to the RD of DCK2. DCK2 is cutoff so its plates are high to the RI of CCM causing the RP of CCM to go low and close CTSG to any further shifts. The purpose of counting shifts during ES is strictly to see if the shifts required are more or less than 11.

EPP Time in Multiplication or Division Process. EPP is on the right so the RP of EPP is low to the RI of ECB1. The RD of ECB1 taps off low to the LD of EMZ<sup>†</sup>, cutting off the LP of EMZ<sup>†</sup>. The LP of EMZ<sup>†</sup> is tied to the RP of CPMD which is also cutoff. (The Process of Multiplication or Division lowers the plates of the diode PIMD). The low from PIMD lowers the LI of PPI and taps off the LD of PPI to the RD of CPMD. The RP of CPMD is cutoff. The high from the RP of CPMD and LP of EMZ<sup>†</sup> raises the LI of CPMD. The LP of CPMD goes low to the LI of CGA, cutting off the LP of CGA. At this time, CT10 and CT11 are both left so DCK2 has a low plate to the RI of CCM, cutting off the RP of CCM. The RP of CCM and LP of CGA go high to the LI of CTSG opening this Gate to shifts during EPP.

Zero Check. If the count in the CCT is less than 10, CT10 left, Trigger CØCS (Plate 19) will go right and lower the RI of CØDD. The RP of CØDD goes high to the RI of CTSG to open the CCT to count shifts. When CT10 goes right, Trigger CØCS will be returned left to again close the CCT to shifts.

#### SIGN BIAS

### Plate 42C

This plate is a schematic representation of the circuit shown on plate 43. The explanation of this circuit is written up under Sign Bias - Addition and Subtraction.

#### SIGN BIAS - ADDITION AND SUBTRACTION

### Plate 43C

This plate illustrates the method employed in controlling the Accumulator Amplifier Biases. These Biases are shown on plate 1 and referred to as Add and Subtract Bias.

The raising of Sign Bias requires two steps. The control circuit first prepares which Sign Bias, Add or Subtract, is to be raised. At the proper time the clamp is released and Sign Bias rises. One control tells which Bias and the second control tells the proper time.

Raising SB automatically starts a cycle of RIG.

### Operation

This circuit shows the controls required to raise either the Add or Subtract Bias. Each control will be explained separately.

#### Add Bias

The control circuits will condition the LI of PSA high from either EIA1, EIA2, or EIA3. At this time DRB is left so the RP of DRB is high to the RI of PSAC. The plates of PSAC are conducting and therefore take precedence to maintain the left grid of PSA low. This condition will remain until DRB is triggered right. DRB going right cuts off PSAC, removing the clamp on PSA. The left grid of PSA is raised and the LP of PSA conducts. The low from the LP of PSA lowers the LI of PABA. The RD of PABA is low since Trigger PAM is on the left (no negative number). Both sides of PABA are cutoff so the plates are free to go high. The high from the plates of PABA go to BA+1, EM+1 and Bll+1. In the three latter stages two neons in series, as shown on plate are fired which raises the grids of BA+ and BA+1, EM+ and EM+1 and Bll+1. These stages are Cathode Followers and control the Amplifier Add Biases of Accumulators 1A-11A, 1M-10M and 11M respectively.

The grid of BA+ is connected, through a resistor, to the LC of RB. The high from BA+ causes RB to conduct, releasing a negative pulse from the LP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

SB will remain high until the cycle of RIG is completed (CX Pulse). DRB returns left and reclamps PSA resulting in lowering SB.

The Test RIG, during ER Control Circuit Time, does not require any SB preparation. When the LP of MZR goes low the Add Bias is raised.

#### Subtract Bias

The control circuits will condition the RI of PSA high from either EIS1, EIS2 or EPPM. At this time DRB is left so the RP of DRB is high to the RI of PSAC. The plates of PSAC are conducting therefore they take precedence to maintain the right grid of PSA low. This condition will remain until DRB is triggered right. DRB, going right, cuts off PSAC removing the clamp on PSA. The right grid of PSA is raised and the RP of PSA conducts. The low from the RP of PSA lowers the LI of PABA1. The LD of PABA1 taps off low to the RD of PABS1. The LI of PABS1 is low since Trigger PAM is on the left (no negative number). Both sides of PABS1 are cutoff so the plates are free to go high. The high from the plates of PABS1 go to BA-1, BM-1 and Bl1-1. In the three latter stages two neons in series, as shown on plate 42, are fired which raises the grids of BA- and BA-1, BM- and BM-1, and Bl1- and Bl1-1. These stages are Cathode Followers and control the Amplifier Subtract Biases of Accumulators IA-11A, IM-10M and 11M respectively.

The grid of BA- is connected, through a resistor, to the RC of RB. The high from BAcauses RB to conduct, releasing a negative pulse from the RP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

SB will remain high until the cycle of RIG is completed (CX Pulse). DRB returns left and reclamps PSA resulting in lowering SB.

### MINUS FACTOR - ADDITION AND SUBTRACTION

### Plate 44C

This plate shows the method employed for controlling the Accumulator Amplifier Biases. These Biases are shown on plate 1 and are referred to as Add and Subtract Bias. This circuit is employed in the event the number has a negative value.

The raising of Sign Bias in dealing with Minus Factor requires 3 steps. The control circuit first prepares which Sign Bias, Add or Subtract, is to be raised. Secondly, the control circuit, by means of Keyboard Bias, reads to check for Minus Factor. This operation is shown on plate 20. If a number proves to be negative Trigger PAM is kicked right.

NOTE: An exception to this occurs in Complementize where the reverse is true. A positive number kicks PAM.

Last, the Trigger DRB goes right to release the clamp and raise Sign Bias. In this case, because PAM is right, the opposite Sign Bias to the one originally prepared will be raised.

Raising SB automatically starts a cycle of RIG.

### Operation

# Add Bias - Subtraction with Minus Factor

This operation would occur during ES, EPS or EPP Control Circuit Time. The control circuits will condition the RI of PSA high from either EIS1, EIS2 or EPPM. At this

time DRB is left so the RP of DRB is high to the RI of PSAC. The plates of PSAC are conducting so therefore take precedence to maintain the right grid of PSA low. This condition will remain until DRB is triggered right. DRB, going right, cuts off PSAC, removing the clamp on PSA. The right grid of PSA is raised and the RP of PSA conducts. The low from the RP of PSA lowers the LI of PABA1. The RD of PABA1 is low since Trigger PAM is on the right (negative number). Both sides of PABA1 are cutoff so the plates are free to go high. The high from the plates of PABA1 go to BA+1, BM+1, and B11+1. In the three latter stages two neons in series, as shown on plate 42, are fired which raises the grids of BA+ and BA+1, BM+1 and B11+1. These stages are Cathode Followers and control the Amplifier Add Biases of Accumulators, IA-11A, IM-10M and 11M respectively.

The grid of BA+ is connected, through a resistor, to the LC of RB. The high from BA+ causes RB to conduct, releasing a negative pulse from the LP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

SB will remain high until the cycle of RIG is completed (CX Pulse). DRB returns left and reclamps PSA resulting in lowering SB.

### Subtract Bias - Addition with Minus Factor

This operation could occur during any control circuit time except ER or EPM. The control circuits will condition the LI of PSA high from either EIAl, EIA2 or EIA3. At this time DRB is left so the RP of DRB is high to the RI of PSAC. The plates of PSAC are conducting, therefore they take precedence in maintaining the left grid of PSA low. This condition will remain until DRB is triggered right. DRB, going right, cuts off PSAC, removing the clamp on PSA. The left grid of PSA is raised and the LP of PSA conducts. The low from the LP of PSA lowers the LI of PABA and taps off the LD of PABA low to lower the RD of PABS. The LI of PABS is low since PAM is right (negative number). Both sides of PABS are cutoff so the plates are free to go high. The high from the plates of PABS go to BA-1, BM-1 and B11-1. In the three latter stages, two neons in series, as shown on plate 42 are fired which raises the grids of BA- and BA-1, BM- and BM-1 and B11-1. These stages are Cathode Followers and control the Amplifier Subtract Biases of Accumulators 1A-11A, IM-10M and 11M respectively.

The grid of BA- is connected, through a resistor to the RC of RB. The high from BA- causes RB to conduct, releasing a negative pulse from the RP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

SB will remain high until the cycle of RIG is completed (CX Pulse). DRB returns left and reclamps PSA resulting in lowering SB.

## SIGN BIAS - DIVISION AND MULTIPLICATION

### Plate 450

This plate shows the method employed for controlling the Accumulator Amplifier Biases in Multiplication or Division. These Biases are shown on plate 1 and referred to as Add and Subtract Bias. This circuit is employed only during ES or EPS Control Circuit Time. No preparation is necessary, as in Addition or Subtraction, since negative numbers do not affect this circuit.

Raising SB automatically starts a cycle of RIG.

### Operation

This circuit is composed of three parts, Multiplication, Trial Subtraction, and Add Back. Each operation is covered separately.

### Multiplication

Trigger PM2 goes right in Multiplication whenever a number is to be registered (cycle of RIG). The RP of PM2 going low cuts off the LP of PM23. The LP of PM23 goes high to BA+1, BM+1 and Bll-1. In the three latter stages two neons in series, as shown on plate 42, are fired which raises the grids of BA+ and BA+1, BM+ and BM+1 and Blland Bll-1. These stages are Cathode Followers and control the Amplifier Add or Subtract Biases of Accumulators IA-11A, IM-10M and 11M respectively.

The grid of BA+ is connected, through a resistor, to the LC of RB. The high from BA+ causes RB to conduct, releasing a negative pulse from the LP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

This combination of Sign Biases allows a number to be added in Accumulators 1A-11A and 1M-10M. Accumulator 11M has the Subtract Bias raised so any pulses in this Accumulator will cause subtraction.

This SB is not necessarily lowered at the completion of one cycle of RIG (CX Pulse). The length of time this SB combination is raised is controlled by FM2 which is in turn controlled by the presence of a digit in 11M. This operation is shown on plate 23.

### Division - Trial Subtraction

Trigger PDl goes right in Division whenever a Trial Subtraction is required (cycle of RIG). The RP of PDl going low cuts off the RP of PDA. The RP of PDA goes high to BA-1, BM+1 and Bll+1. In the latter three stages, two neons in series, as shown on plate 42 are fired which raises the grids of BA- and BA-1, BM+ and BM+1, and Bll+ and Bll+1. These stages are Cathode Followers and control the Amplifier Add or Subtract Bias of Accumulators 1A-11A, 1M-10M and 11M respectively.

The grid of BA- is connected, through a resistor, to the RC of RB. The high from BAcauses RB to conduct, releasing a negative pulse from the RP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

This combination of Sign Biases permits a number to be subtracted in IA-11A and added in IM-10M and 11M.

This SB is not necessarily lowered at the completion of one cycle of RIG (CX Pulse). The length of time this SB combination is raised is controlled by PDl which in turn is controlled by the llA to lM overcarry. This operation is shown on plate 25.

### Division - Add Back

Trigger PD2 goes right in Division whenever an Add Back is required (cycle of RIG). The RP of PD2 going low cuts off the LP of PDA. The LP of PDA goes high to BA+1, BM-1 and B11-1. In the latter three stages two neons in series, as shown on plate 42, are fired which raises the grids of BA+1 and BA+, BM-1 and BM- and B11-1 and B11-. These stages are Cathode Followers and control the Amplifier Add or Subtract Bias of Accumulators 1A-11A, 1M-10M and 11M respectively.

The grid of BA+ is connected, through a resistor, to the LC of RB. The high from BA+ causes RB to conduct, releasing a negative pulse from the LP of RB. This negative pulse from RB starts a cycle of RIG as shown on plate 5.

This combination of Sign Biases allows a number to be added in Accumulators 1A-11A and subtracted in 1M-10M and 11M.

This SB is lowered after one cycle of RIG is completed (CX Pulse). Trigger PD3 controls this SB and is in turn controlled by the 11A to 1M overcarry which occurs on every Add Back Operation. This operation is shown on plate 25.

# (-) STORAGE BIT OPERATION

Plate 46C

Any minus Result in x or  $\div$  and a numerical minus Result in + or - will result in lowering the plates of MC8. This, in turn, raises the LP-MC7 to condition Gate EBG for Minus Branching. The same low from MC8 cuts off the LP-SSRO to raise the cathodes of SSK conditioning the starter electrode of the Minus Bits so that the Storage Set Pulse can fire the proper tube. When the Minus Bit is fired its indication is read, by the Read Out Driver, thru the right side of SSRO resulting in raising the RP-SSRO and firing the minus neon for Storages. Whenever the A Section is zero during MS time and MC2 is right, Minus Branching & Minus Result to Storage are defeated. Stage  $\emptyset$ 90 would be cut off and the high from its LP keeps the LI-MC8 low preventing conduction in this tube as shown on plate 20.

### -40V REGULATED SUPPLY

### Plate 47C

The -40V supply is employed in the Storage Circuit. It is used as a high voltage limit on the cathode of the FK stages. The tubes and circuit components used to make up this supply are located in the Power Control Section behind the Meter Panel. The supply is self regulating.

### Operation

Tube OB2, a Voltage Regulator, is placed in parallel with three resistors. This means that the voltage drop across these three resistors is constant and regulated. One of these resistors is a potentiometer, R212. R212 adjusts the control grid of the pentode 6AU6. It is this potentiometer which is adjusted to obtain a -40 reading. The amount of conduction thru the 6AU6 and therefore the plate voltage of the 6AU6 will control the grid level of the 6AS7 tube. The plate of the 6AU6 uses a 120K resistor to +150 as a load resistor. The voltage drop across this resistor, through the 114V neon, controls the grid voltage of the 6AS7. The plate of the 6AS7 controls the output voltage level which is adjusted at R212 to be -40 volts.

The regulation of this -40 volt supply is obtained by the 6AU6 tube. Any variation of the -40 volt level will affect conduction in the 6AU6 since the cathode of the 6AU6 is connected to this -40 volt line. Suppose the -40 volt supply attempts to go to -38 volts. This rise in voltage raises the cathode of the 6AU6 lessening conduction in this tube. The plate of the 6AU6 will rise and because of amplification some of the change on the plate is fed back to the control grid through the 47 uuf. capacitor. The amount of plate rise is then fed to the grid of the 6AS7 which causes this tube to conduct more and bring the -40 volt line back to normal. The inverse would be true if the -40 volt supply was momentarily lowered.

### CATHODE CONTROLS ON CX

#### Plate 48C

The CX Gate cathode control is used to stop the Computer operation under the following conditions:

- 1. The Test Counter reaching 400 when used on Post RIG. This enables the Service Technician to read the Accumulator values at various times.
- 2. Alpha or Double Input Check in the Input Decoder. The decoding system combined with a cycle of RIG would enable the Computer to register a number value when a Double Input is present. This cathode control prevents the Computer from continuing calculation whenever this occurs.
- 3. PTP when Read switch is operative. The Read switch is used whenever the  $V_1$ ,  $V_2$ , or R values are to be read. This prevents the Computer from calculating beyond EM time.
- 4. KB Detector Circuit. Whenever a KB is raised some detection is necessary since a zero numerical value is permissible. Every value, zero included, must have a decimal. The lack of any Decimal Input Line being raised will block CX to indicate that KB is missing.
- 5. C9T time must nullify the KB Detector Circuit since C9T has no decimal but does register a 1 in Accumulator 1A.

# STEP TRIGGER AND GATE

### Plate 49C

This circuit is a schematic representation of the method used to bring a Step Trigger right.

Branching into a new step is controlled from stage EBP for a Positive Result or from stage EBM for a Minus Result. The plate of one stage will conduct sending its plate low, through the Plugboard, to the resistive input of a Diode Gate, opening the Gate. When the previous step is completed an ESI Pulse is released. This ESI Pulse pulses the open Diode Gate. The plate of the Diode Gate releases a negative pulse to the RD of a Step Trigger, triggering this stage right.

This method is employed in branching into Function Steps as well as Calculating Steps.

NAME	TYPE	TIME	DELAY		
RS	F-1	25 us	T.D. between RIG1 <sup>®</sup> & RIG8		
ØFD1	F-1	25 us	T.D. for return of ØF1. KB Recovery		
ØFS	F-1	25 us	T.D. between Ctl. Ring Pulses		
PMD2	F-1	25 us	T.D. lower SB before shifts (M-D)		
PM3	F-1	25 us	T.D. to condition circuit for a $\emptyset$		
			or digit in 11M		
PDND	F-1	25 us	T.D. to stop shifts before 1st Trial		
			Subtraction		
PD2D	F-1	25 us	T.D. to lower SB before Shifts		
PMØD	F-1	25 us	T.D. for M-D CTR. to be conditioned		
PDAM	F-1	25 us	T.D. to return PAM		
DCCD	F-1	25 us	Delays the (-2) Corr. Pulse in DCR		
DP1-DP16	F-1	25 us	Decimal Registration delay		
PT3	F-1	25 us	Allow ARG to open before pulsing EGD		
RD	F-2	100 us	T.D. for SB to rise		
CØD	F-2	100 us	T.D. for $\emptyset$ Check Lines to normalize		
CØDA	F-2	100 us			
C9D	F-2	100 us	ne <b>11 - 11 - 11 - 11 - 11 - 11 - 11 - 11</b>		
ICL	F-2	100 us	Operates Input Recovery		
EZB5	F-2	300 us	B5 Zeroize		
EZB2	<b>F-2</b>	300 us	B2 Zeroize		
EPZ	<b>F-3</b>	450 us	T.D. for B2 Zeroize		
EMDZ	<b>F-3</b>	450 us			
ØFZD	<b>F-3</b>	5  ms	T.D. for Storage Zeroize		
EMZ	<b>F-3</b>	5  ms			
AGF1	F-3	-10 ms	Function Step delay		
AGF2	F-3	10 ms			
AAF1	F-3	10 ms	Set I Pulse		
AAF2	F-3	(10  ms)	Set II Pulse		
EP4	F-3	1200 us	Timer recharge time		
EP	F-3	5 ms	Absorb Cam A contact bounce		
ESD	<b>F-3</b>	150 us	Delay between ESZ & ESI		
MS	<b>F-3</b>	150 us	T.D. to Set Storage		
DEA	F-3	150 us	T.D. for KB to rise or fall		
MZ(1) - MZ(12)	<b>F-3</b>	2 ms	Generate Stor. Clear Pulse		
EGD	F'-4	14 us	Calls for ESI, ESZ & EZ		
PMDL	F-4	14 us	T.D. to condition a Gate (M-D)		
EDLZ	<b>F-4</b>	14 us	T.D. to allow Stor. Set Lines to normalize		
CD	F-5	50 us	T.D. to allow RIG1 to be registered		
PAMD	F-6	250 us	T.D. to allow KB to rise		
EZ	<b>F-6</b>	450 us	T.D. for Zeroize		

#### CALCULATOR CRANK UP

#### Plate 50C

This circuit is located in the Power Control end of the Computer. The term crank up refers to the sequence of operation necessary to turn on the fans, bring up the tube filaments and supply the DC voltages once the On button is depressed. The A<sub>1</sub>, B<sub>1</sub>, C<sub>1</sub>, A<sub>2</sub>, B<sub>2</sub> and C<sub>2</sub> lines represent the AC supply required to operate the Computer. In a single phase system the A<sub>1</sub>, B<sub>1</sub> and C<sub>1</sub> lines are all connected. In a three phase system the A<sub>1</sub>, B<sub>1</sub> and C<sub>1</sub> lines are separate.

### K201

Line  $C_2$  through fuse F209 is connected to the On button. Depression of the On button supplies this AC voltage through the Off button to the coil of K201. K201 is energized and the AC line returns through F210 to line B1. Contacts 4 and 5 and 7 and 8 make on K201. Contacts 4 and 5 on K201 become a holding circuit through the Off button for K201.

### Fans

Line A<sub>2</sub> through F203, F201 and contacts 7 and 8 of K201 energizes K204. K204 AC supply returns on line A<sub>1</sub>. The contacts on K204 transfer so the AC from line A<sub>2</sub> through F203 will pass through the closed contacts on K204 to operate the Fan Motors.

### K202

Line  $A_2$  through F203, F201 contacts 7 and 8 on K201, and 1 and 3 contacts on the Thermostat energizes K202. K202 AC supply returns on line  $A_1$ . The contacts on K202 are used as the return for all transformer primaries used in the filament supply and DC voltage supply. Line C<sub>2</sub> through F208 passes through a 17 ohm 300 watt resistor to supply the primaries of the filament transformers T26 and T27. Lines B<sub>2</sub> and A<sub>2</sub> in a like manner supply filament transformers T26C, T28, T21, T26A and T26B. The supply to these transformer primaries is reduced through the 17 ohm resistors so that the filament voltage is only partial. Transformer T29 on line B<sub>2</sub> is used to supply 115 volt AC to the outlet, Lumilines and Selector Relays.

#### TD201

Line A2 through F203, F201, contacts 7 and 8 on K201 and 1 and 3 contacts on the Thermostat energizes the Hold Coil for TD 201 and through the 120 second contact energizes TD201. TD201 is a time delay unit which completes a series of 3 circuits over a preset time interval. The Hold Coil is a mechanical hold to prevent the contacts closed by TD201 from reopening when TD201 is de-energized by the 120 second contact.

1. Circuit #1 - 10 seconds

10 seconds after TD201 is energized these contacts transfer.

The same AC supply as that to TD201 passes through these contacts to energize K203. The contacts on K203 will shunt out the 17 ohm resistors which allows the filament voltages to rise to their proper value.

# 2. Circuit #3 - 60 seconds

60 seconds after TD201 energizes these contacts are transferred. Line  $A_2$  through F202 contacts 3 and 4 of K203 and circuit #3 contacts on TD201 energizes K205. The contacts of K205 transfer preparing for the circuit #2 operation.

# 3. Circuit #2 - 90 seconds

90 seconds after TD201 energizes these contacts are transferred. Line B<sub>2</sub> through F204 contacts 5 and 6 of K203, F206, circuit #2 contacts on TD201, K205 contacts, Plugboard and Service Interlocks energizes TD202. This same AC supply passes through the closed 5 second contact on TD202 to energize K206. The contacts on K206 transfer so that line C2, through F207, will energize the primaries of the transformers T22, T24, and T25. These transformers supply the minus DC voltage circuits. Each DC voltage, upon reaching its proper value, pulls in a relay. These relays, K115, K114, K113, K112, K118, K111 and K210, have an AC supply, from the 5 second TD202 contact, pass through their contacts to energize K207. All minus voltages must be up to their proper level in order for K207 to be energized. K207 has its contacts transfer so that line B<sub>2</sub> through F205 can energize the primaries of the transformers T23 and T30. These transformers supply the plus DC voltage circuits. The two plus DC voltages, upon reaching their proper value, energize K116 and K117. The AC supply to TD202 now bypasses the 5 second contact on TD202 to the Plus Voltage Check. The AC supply passes through the Plus Voltage Check to the Common Voltage Check. The AC supply at the Common Voltage Check holds in K206 and also goes through the minus voltage contacts to the Minus Voltage Check to hold in K207. The 5 second contact on TD202 now opens but the DC voltages are now kept available through their own interlock. Any of the DC voltages dropping out will automatically drop out all the other DC voltages. In case of a blown fuse in any one of the DC voltage circuits the fuse neon will only be lit for approximately 5 seconds due to the supply to K206 and K207 being removed by the 5 second contact TD202. TD202 remains energized. In order for the fuse neon to refire either the Service or Plugboard Interlock must be broken and remade so TD202 can drop out and then pull in again to resupply the DC voltage circuits.

### 4. 120 seconds

120 seconds after TD201 is energized this contact opens. TD201 is de-energized but circuits 1, 2 and 3 remain closed by the mechanical action of the Hold Coil. The crank up is completed, the Ready light is lit on the Punch Operators Panel and the Computer is ready to calculate.

### POWER SUPPLY VOLTAGES

Plates 51C and 52C

These plates show the connections and components required to rectify the positive and negative DC voltages. All DC voltages are full wave rectified. The voltage check system as explained on plate 50 is shown so the relay operation can be seen.

The -165, -90, -15, -375, +75 and +150 volt supplies have their filter capacitors partially charged through resistors. Each voltage supply when at their proper level pulls in a relay whose contacts shunt out the charging resistor.

The control circuit mounted at the top of the -165V Capacitor assembly is for the purpose of eliminating overloads on the EL3C Rectifier tube, which would otherwise be present when the filter capacitor bank charges.

At the instant T-22 becomes energized, charging current flows to capacitor C2O3, through resistors R2O1, R2O2 and R2O3. These resistors limit the current flow to a safe value for the tube.

As the -165V line on the output of F219 increases its voltage in a negative direction, R207 passes current to C201, charging same. As the charge reaches the voltage required to operate K209, the relay closes, and shorts out R203. At this time, an increased current flows through R201 and R202, charging the capacitor C203 further.

The closing of K209 also starts a new charging time interval when contacts 7 and 8 close. This permits C202 to be charged through R208 and K210 then operates. Contacts 3 and 5 (paralleled) and 4 and 6 (paralleled) then short out R201 and R202, allowing full current charge of capacitor bank C203.

K208 contacts are used to discharge C201 and C202 through R204 and R205 so that full charging time is available in the following charging cycle, should it follow immediately.

These circuits are checked as follows:

- 1. All relay contacts should be clean and have proper wiping action. They must make very good contact.
- 2. Resistors R201, R202, R203, R207 and R208 should be checked.
- 3. Timing of K209 and K210 should be checked, and if found to be short, C201 and C202 should be changed. K209 should pull in approximately .2 seconds after T-22 is energized. K210 should pull in .9 seconds after K209 closes.

Relay K119 contacts 4 and 5 and K112 contacts 5 and 6 are used to break the 115 volt AC supply to the Selector Power Chassis whenever the Service or Plugboard Interlocks are broken.

The transformer primary windings for both filament and D.C. supplies have an auxiliary winding which permits closer adjustment of the output voltage on the

secondary side. All transformer primaries are numbered similarly; therefore, any transformer adjustment, filament or D.C. can be made according to plate 51 or 52.

The Line voltage should first be measured and then the transformer primaries may be connected using plate 51 or 52 as a guide. Some corrections may be necessary to offset transformer variations.

Line Voltage	<u>5 - 6 Coil</u>	Primary Connections
230	Do not use	Line to 4
226	use	Line to 5, 6 to 4
224	use	Line to $6, 5$ to $3$
220	Do not use	Line to 3
216	use	Line to 5, 6 to 3
212	use	Line to 6, 5 to 2
208	Do not use	Line to 2

When it is not necessary to use Terminals #5 or #6, leave one end of the jumper wire connected to Tap #5 or #6 and the other to a tap not being used for the line.

CAUTION: Never connect the jumper wire from Terminal #5 to #6.

The filament voltages should be at 6.3 Volts <u>+</u> .2 Volts at the chassis male contacts or at the socket of the Rectifier or Thyratron Tube requiring a 6.3 Volt filament supply. The Rectifier Tubes requiring a 2.5 Volt filament supply should have 2.5 Volts + .01 Volts at their socket.

No adjustment should be attempted without the use of a low scale A.C. meter of 2% accuracy or better since the usual accuracy of the field service meters is not better than 5%.

The D. C. voltages should be adjusted within 2% except -60 which is allowed 10%.

The current available to the Punch Actuators can be increased from 2 to 3 ma. by adjustment of the -165 Volt Supply so that with a maximum value in Storage the -165 Volt value will still be very near -165 Volts.

The following procedure should be observed when adjusting the -165 Volt Supply:

- 1. The line voltage should be at its nominal value, all Storages cleared, and the Field Board removed.
- 2. Univac 120

Set the -165 Volt Supply to -169 plus (+) or minus (-) 2 Volts.

Univac - 60

Set the -165 Volt Supply to -167 plus (+) or minus (-) 2 Volts.

3. When all Storages in all columns have an even value, the -165 Volt supply should read very close to -165 Volts.

4. If the line voltage is above or below the nominal value, then the plus (+) or minus (-) 150 Volt line can be used as a guide. If, for example, both read very nearly the same and are 2 Volts low, then the -165 Volt Supply reading will also be 2 Volts low. Therefore, if adjustment is being made on a Univac 120 the -165 line would be set at -167 Volts (plus (+) or minus (-) 2 Volts) and when all Storages are set it would then drop to -163 Volts.

## Plate 53C

The Punch has two transformers and two selenium rectifier bridges to give a 70 volt full wave rectified DC supply. These supplies are 70 R for Punch Relays and 70 C for Punch Clutch and Brake circuits. The motor is driven by a 230 volt supply. Line 1 and line 2 are used to operate the AC solenoids in the Punch.

The motor and 70 volt supplies are operative only when the On switch is effective on the Operators Panel.

Plate 14B shows the physical location of the Power Supply and Punch Relays. This section is located on a hinged door on the left hand side of the Punch.

# PUNCH CLUTCH AND BRAKE OPERATION

### Plate 54C

### Clutch

The Clutch used in the Punch is electro-mechanical. There must be a voltage supply to the Clutch in order to function. The Clutch can be energized by three methods.

- 1. Card Feed Start Switch when the Computer is not calculating.
- 2. Trip Pulse at the completion of a calculation.
- 3. Card Release and Unit Switch joint operation at all times.

Each of the three methods will be explained individually. The Brake Release Relay Kll is energized in parallel to the Clutch, excluding resistor R50.

# Card Feed Start Switch

The operation of the Start Switch applies ground through the switch to contacts 10 and 11 on K4 to charge C31 and energize the Single Cycle Relay, K3, while C31 is charging. The 70C volt supply goes through R6 to L1 to contacts 5 and 6 of K1 (K1 is energized whenever the Punch Motor is running and no card jam is present) to contacts 3 and 4 of K3 to contacts 5 and 6 of K18 (K18 is de-energized when no calculation is occuring) to contacts 4 and 5 of K10 to ground. Clutch, L1, is now energized and the Punch will cycle. K3, being capacitively energized, will not remain energized so an alternate method must be provided to keep the Clutch, L1, energized when K3 de-energizes.

The Clutch is retained energized by the 70C supply through R6 to L1 to contacts 5 and 6 of K1 to Cam M (290-116) then Cam N (28-214) to ground. Cams M and N are both needed so that the stopping time of the Punch can be altered without affecting the pickup time of Cam M. The Punch does not stop as soon as Cam N breaks since the Brake must be applied. The Brake operation is explained under a later heading.

The operation of the Start Switch can also energize the Shut Off Relay, K5. There is an On-Off switch on the Operators Panel called Auto Start. This switch is generally in the On position. The On position assures the Punch of automatic cycling by a Trip Pulse. In the event only one card at a time is to be fed, the Auto Start switch is placed in the Off position. When the Auto Start switch is in the On position and the Start Switch is operated, ground is supplied to the Shut Off Relay, K5, causing K5 to energize. K5 sets up its own holding circuit. A 70R volt supply through K5 to contacts 3 and 4 on K5 to contacts 7 and 8 on K3 to Full Receiver contacts, to Full Chip Basket contacts, to No Card Sensing contacts, to Stop Switch contacts, to ground enables K5 to remain energized. Any condition which breaks this hold circuit de-energizes K5 and prevents a Trip Pulse from energizing the Clutch. Releasing the Start Switch discharges C31 through R12.

### Trip Pulse

A Trip Pulse is released from the Computer whenever the calculation of a card is

completed. The Trip Thyratron Pulse passes through contact 3 and 4 of K1 to contacts 6 and 5 of K2 (K2 is energized by Cam K when the Punch cycles and the DC voltages are present in the Computer with the VAD Relay reset and held through the Unit-Clear Switches) to K16 to +150 volts to energize the Trip Pulse Relay, K16. K16 sets up a holding circuit from +150 volts through K16 to contacts 9 and 10 on K16 through Cam L (114-75) through Unit-Clear switches to ground.

The Clutch can now be energized by a 70C volt supply through R6 to L1 to contacts 5 and 6 on K1 (Cams M and N usually are broken at this time) to contacts 6 and 7 on K5 (energized by Start Switch operation) to contacts 12 and 13 on K16 to ground. This enables the Punch to again cycle and at 290° of Punch Time Cams M and N continue to hold the Clutch energized.

### Card Release and Unit Switch

The Card Release and Unit Switches must be operated jointly to be effective in energizing the Card Release Relay, K4. The contacts on K4 not only enable the Clutch to energize but also energizes the Skip Solenoid and prevents a Sort Solenoid and Non-Reset Solenoid operation.

The Card Release Relay, K4 is energized by ground through operated Unit and Card Release Switches through K4 to 70R volt supply. Contacts 9 and 10 on K4 charge C31 to energize K3 while C31 is charging. The Clutch can now be energized. The 70C supply through R6 to L1 to contacts 5 and 6 on K1 (Cams M and N are open) to contacts 3 and 4 on K3 to contacts 12 and 13 on K4 to contact 6 on K18 to contacts 4 and 5 on K10 to ground allow the Clutch to energize. Once the Punch has started to cycle, Cams M and N keep the Clutch energized.

#### Brake

The Brake Magnet is energized automatically whenever the Clutch is de-energized. The Brake Magnet does not remain energized once the Punch is stopped. The Brake Release Relay is energized in parallel with the Clutch and it is the Brake Release Relay, Kll, de-energizing that signals the Brake is to be applied.

The Brake Release Relay, Kll, is energized together with the Clutch and contacts 3 and 4 on Kll enable whatever charge may be present on C3 to discharge through Rl6. The Clutch and Kll will de-energize when Cam N opens and no Trip Pulse has occurred. C3 will charge through contacts 4 and 5 of Kll at a Time Constant determined by R5. KlO is in parallel with R5 and will be energized while C3 is charging. The 70C volt supply through R6 to L2 to contacts 14 and 15 of Kl6 to contacts 3 and 4 of KlO to ground will enable the Brake Magnet to energize. As soon as C3 is charged KlO deenergizes and the circuit for the Brake Magnet is broken causing the Brake Magnet to de-energize. The Punch is now stopped. Any incoming Trip Pulse will again energize the Clutch and Brake Release Relay. The Brake Release Relay being energized will discharge C3.

In the event the Stop Switch was operated to prevent any further Punch cycling a Trip Pulse would still energize the Trip Pulse Relay, K16, so another path is required to operate the Brake Magnet, L2. The Stop Switch operation will de-energize K5 so the 70C supply through R6 to L2 to contacts 14 and 15 on K5, instead of 14 and 15 on K16, to contacts 3 and 4 on K10 to ground will energize the Brake Magnet.

## Unit and Clear Switches to Punch Position

The operation of these two switches jointly will break the hold circuit for the Trip Pulse Relay, K16, and the B+ Failure Relay, K2, as well as reset the Hi-Lo Relay in the VAD Chassis. In the event a problem is to be repeated after a Trip Pulse was received at K16, all Selector Relays, except any on Selector Hold, will not remain energized since the Control Common is broken. Operation of the Unit and Clear Switches de-energizing the Trip Pulse Relay, K16, causes the Control Common to again become effective.

### Unit and Clear Switches to Calc. Position

The operation of these two switches jointly causes the Manual Clear Relay to deenergize as long as these switches are held operative. The Manual Clear Relay, being de-energized, will clear all Storages as well as de-energize all Selector Relays and Select Thyratrons and cutoff the Timer.

### Start Pulse

This pulse is used to signal the Computer that a card has been sensed and, therefore, calculation can begin.

Ground through Cam A (334-30) to the no card sensing switch to the RC of EP in the Computer, kicking EP right.

When no card is sensed the No Card Sensing Switch opens from  $310^{\circ} - 60^{\circ}$  which nullifies any attempt from Cam A to start a calculation.

### Non-Calculate Pulse

Two cycles of the Punch are required before a card is sensed after being fed from the Feed Magazine. The first cycle of the Punch comes from operation of the Start Switch. The second cycle comes from the Non-Calculate Pulse. This is the only time the Non-Calculate Pulse can occur.

On the first cycle of the Punch, when Cam A closes, the No Card Sensing Switch is transferred because no card is in the Sensing Section.

The transferred contacts of the No Card Sensing Switch are connected to the Empty Magazine Switch. Cards are in the Feed Magazine so the Empty Magazine Switch is closed. The ground from Cam A will now go to the RC of ATT, triggering ATT right as shown on plate 30. ATT, going right creates a Trip Pulse to automatically trip the Punch into its second cycle at which time this first card will be sensed. In the event a misfeed occurs at the throat the Non-Calculate Pulse will not be effective because the Shut Off Relay, K5, would de-energize preventing the Clutch, L1, from being energized even though the Trip Pulse Relay, K16, may energize.

#### Plate 55C

### Sort

The Sort operation is begun in the Computer when either the Sort I (ASA1), Sort II (ASA2) or ØF Sort (ARA1) Thyratrons are fired. A Sort Operation is controlled by branching in the Program. The plates of all three Sort Thyratrons are connected to the Sort Pulse Relay, K7.

The final result is to energize the Sort Solenoid which opens the Front Receiving Magazine.

A Sort Pulse will energize the Sort Pulse Relay, K7, transferring its contacts. Contacts 5 and 6 of K7 are used as a holding circuit for K7 through contacts 9 and 10 of K13.

The card whose calculation created the Sort Pulse is released by a Trip Pulse between 268° - 275°. At 334° of the next card cycle Cam E closing supplies ground through contacts 3 and 4 of K7 to K13, energizing the Sort Relay, K13. The contacts of K13 transfer. Contacts 9 and 10 of K13 open to break the hold circuit for the Sort Pulse Relay, K7, causing K7 to de-energize. The Sort Relay, K13, is held energized by contacts 5 and 6 of K13, contacts 4 and 5 of K4 and the contacts controlled by L7 to ground.

At 139° Cam F closes. The Sort Sclenoid, L7, is energized from Line 1 to contacts 7 and 8 of K4 to contacts 3 and 4 of K13, to L7, to Cam F, to Line 2. L7 energizing mechanically transfers two sets of contacts. One set of contacts opens to break the hold circuit on K13. The Sort Solenoid, L7, is now held in from Line 1 to contacts 7 and 8 of K4, to L7, to Cam F, to Line 2.

Cam F opens at 235° to break the hold circuit on L7 causing L7 to de-energize.

This two step procedure is required in a Sort Operation because the card is a complete Base Cycle away from the Receiving Magazine when the Sort Signal is released. This procedure also allows cards in sequence to all use Sort.

### Skip

The purpose of Skip is to prevent punching by retaining the Set Bar Section in a retracted condition. This is done whenever the Skip Solenoid is energized.

The Skip Field is generally plugged from 70R through a Sensing Switch to the Bus. Cam H closes at 140° to pass the 70R voltage supply to the Skip Relay, K14, causing K14 to energize through Cam J which closed at 133°. Cam H is used to protect the Sensing Switches from making hot. The contacts on K14 transfer and contacts 7 and 8 on K14 are used to hold the Skip Relay, K14, energized through Cam J.

Line 1 through contacts 3 and 4 of K14 energizes the Skip Solenoid, L6, when Cam I closes at 287° which is the beginning of the next Punch Cycle. At 287° Cam I closes to energize the Skip Solenoid, L6. At this time the Punch is using the high

part of the Set Bar Retract Cam so operation of L6 locks the mechanism in this position. Cam I breaks at 73° but by this time the pressure prevents restoration of L6 linkage until the Punch arrives at the high part of the Set Bar Retract Cam. At 94° Cam J opens and the Skip Relay, K14, de-energizes.

## Skip Program

This operation is identical to Skip Field as to the end result. In this operation Cam H is not used since Skip Program does not use a Sensing Switch. Skip Program is located on the Program Board. Selector Relay contacts are to be used to carry the 70R volt supply across the Skip Program hub. This operation could be used to prevent punching from the Program Control in place of a Control Hole.

## Set Hold

The purpose of Set Hold is to prevent any Tower Retraction. The Non-Reset Solenoid, when energized, disables the Tower Retraction Linkage. The Set Hold generally operates in conjunction with Skip but could be operated independently.

The Set Hold hub has a 70R volt supply if Skip is operative and Cam H is closed. Set Hold can use either a Sensing Switch or a direct jumper to supply the 70R volts to K15. Cam J was closed at 133° so the Non-Reset Relay, K15, will energize. The Non-Reset Relay, K15, is held energized by its transferred contacts 7 and 8 through Cam J to ground.

Line 1 through contacts 3 and 4 of K15 and contacts 14 and 15 of K4 energizes the Non-Reset Solenoid L5, when Cam I closes at 287° which is the beginning of the next Punch Cycle. At 287° Cam I closes to energize the Non-Reset Solenoid, L5. At this time the Punch is on the low part of the Tower Retract Cam so the retract linkage is free to be disabled. Cam I breaks at 73° but by this time the Tower Retract Cam is fully operative so the retract linkage remains disabled. At 94° Cam J opens and the Non-Reset Relay, K15, de-energizes.

In the event Set Hold is to be used independent of Skip, only a Selector Relay contact should be used. The common of the relay contact should be plugged to a 70R volt bus (Skip Field) and the select contact to the K15 side of the Set Hold bus.

#### REPRODUCE AND SECONDARY REPRODUCE

# Plate 56C

This plate shows the circuitry required to perform a Reproduce or Secondary Reproduce Operation. Relays K8, K12, K7, K2 and K9 are located in the Punch. Relays K211 and K213 are located in the Power Control.

A Reproduce Operation will clear all old Reproduce information by energizing the Reset Solenoids and then set up new information by pulsing the R hubs.

A Secondary Reproduce will only add in new information by pulsing the Secondary Reproduce Common.

The two types of Reproduce Operations enable information to be picked up from two cards but only one Reproduce Field is set up from each card.

In the event one card had both Reproduce and Secondary Reproduce controls only Secondary Reproduce would be effective.

### Reproduce

The Reproduce hub can be plugged directly or, as shown, through a Sensing Switch. Once the Sensing Switch has closed there is a 70R voltage supply through contacts 4 and 5 of K8 to K12, through contacts 9 and 10 of K7 to Cam E to ground. Cam E is closed from  $334^{\circ} - 70^{\circ}$ . Once Cam E closes the Reproduce Clear Relay, K12, is energized. Contacts 3 and 4 of K12 transfer to put an AC supply (Line 1) to the Reset Solenoids. The Reset Solenoids perform a mechanical operation to insure all Actuators will be reset by normal Tower Retraction.

Normally the B+ Failure Relay, K2, is energized but whenever B+ is removed in the Computer K2 drops out. K2 being de-energized, automatically, through its contacts 7 and 8, operates the Reset Solenoids L3 and L4. Whenever Plugboards are changed L3 and L4 pull in to automatically clear the Tower of any Reproduce information.

At 70° Cam E opens and the Reproduce Clear Relay, K12, de-energizes. The same 70R voltage supply from the Repr. hub also goes through K9 to Cam D to ground. Cam D is closed from 89° - 280°. Between 70° and 89° the Tower is retracted leaving all Actuators in the Tower normalized. At 89° Cam D closes to energize the Reproduce Set Relay, K9. Contacts 5 and 6 of K9 transfer to put +150 volts to K211.

A Trip Pulse from the Computer starts with stages ATT or ART, Either ARA3 or ATA will then conduct and since K9 is energized the Reproduce Power Relay, K211, will now energize. The contacts of K211 transfer changing the primary of T31 from ground to -165 volts. This change on the primary of T31 induces a lesser voltage (8:1) on the secondary of T31. The positive pulse on the secondary of T31 is fed to the common contacts of K213. K213 is de-energized so the positive pulse is released on the non-select contacts of K213 to the R position on the Field Board.

The R hub is plugged to the C hub of the column that is to be reproduced from. The R hub can also be plugged to the H position of the columns reproduced into, if the Reproduce information is to be retained for more than one card.

### Secondary Reproduce

The Secondary Reproduce hub is plugged through a Sensing Switch to the Control Common. The closing of the Sensing Switch allows the Sec. Repr. hub to be grounded when Cam B is closed. Grounding the Sec. Repr. hub energizes the Repr. Transfer Relay, K213, and the Secondary Reproduce Relay, K8. K8 being energized transfers its contacts to prevent operation of K12, Reproduce Clear. Contacts 3 and 4 of K8 puts a 70R voltage supply through K9 to Cam D to ground. Cam D is closed from 89° - 280°. Any Reproduce information in the Tower is not retracted during this operation. At 89° Cam D closes to energize the Reproduce Set Relay, K9. Contacts 5 and 6 of K9 transfer to put +150 volts to K211.

A Trip Pulse from the Computer starts with stages ATT or ART. Either ARA3 or ATA will then conduct and since K9 is energized the Reproduce Power Relay, K211, will now energize. The contacts of K211 transfer changing the primary of T31 from ground to -165 volts. This change on the primary of T31 induces a lesser voltage (8:1) on the secondary of T31. The positive pulse on the secondary of T31 is fed to the common contacts of K213. K213 is energized during Secondary Reproduce so the select contacts of K213 feed the positive pulse to the Secondary Reproduce Common on the Field Board.

The Sec. Repr. Common is plugged to the C hubs of the columns to be reproduced from. The Repr. Common can also be plugged to the H hubs of the columns to be reproduced into if the information is to be held for more than one card.

The Sec. Repr. Common should never be plugged to the R hub as this would defeat the separation of the two operations.

### POWER SUPPLY

# Plate 590

The Power Supply is located on the right end of the Computer. This section contains the components required to rectify the DC Voltages required in the Computer Circuitry.

The Power Supply is shown on plate 59. Above TB114 is where all the rectifier tubes are located. Transformer T21 is the filament transformer for these rectifier tubes. TB117 is the terminal for adjustment of the primary of T21 for proper rectifier filament voltage.

TB113 has the secondary connections for T25 for -375 and -60 volt supplies.

TB112 has the primary connections for;

- 1. T25 for adjustment of -15, -60, -375 and -25 volt supplies.
- 2. T24 for adjustment of -90 and -150 volt supplies.
- 3. T3O and the rest of T3O is on TB111 for adjustment of the +75 volt supply.
- TB111 has the primary connections for;
  - 1. Remainder of T30 for adjustment of the +75 volt supply.
  - 2. T22 for adjustment of the -165 volt supply.
  - 3. T23 for adjustment of the +150 volt supply.

The primary adjustments are shown on plate 51, 52.

A blown resistor on this panel generally indicates a filament to cathode short in a tube supplied from the filament voltage which had used the blown resistor.

TB118 has the secondary connections for T24 for -90 and -150 volt supplies.

TB119 has the secondary connections for;

- 1. T30 for the +75 volt supply.
- 2. T22 for the -165 volt supply.
- 3. T23 for the +150 volt supply.

TB122 is used to connect the -15 volt and -25 volt selenium rectifiers.

TB110 has one side of the -165 volt supply choke L22, terminals for the Plus and Minus Voltage Check and all DC voltage terminals except -165 and -40 volts.

The Fuse Panel contains the fuses for the DC voltage supplies except -165 whose fuse is behind the Fuse Panel in the Power Control. The Fuse Panel is hinged to swing forward and behind this Panel are the relays used in the Plus and Minus Voltage Check as explained on plate 50. K119 is also located in this section. K119 breaks the 115 volt AC supply to the Selector Relays whenever the DC Voltages are not present.

TB121 contains the DC voltage connections from the various chokes before being fused. L27 (-15), L23 (-90), L2+ (-150) and L22 (-165) choke connections are on TB121.

TB120 contains the connections for L28 (+75), L21 (+150), L26 (-375) and L25 (-60) chokes.

#### POWER CONTROL

#### Plates 61C and 62C

The Power Control section of the Computer is located at the left end below the PTP Panel.

Directly below the PTP Panel on plate 61 is the Voltmeter Panel. On this panel are located an AC Voltmeter (M2O3), Running Time Meter (M2O2) and a Voltmeter (M2O1). Below the meters are two switches S2O4 and S2O3. S2O4 is used to read the AC voltages and S2O3 is used to read the DC voltages.

The Voltmeter Panel is hinged to swing forward. Behind the Voltmeter Panel, on the left, is the Reference Regulator Chassis which is the -40 Volt regulated supply. R212 is used to adjust for -40 volts. Behind the Voltmeter Panel, on the right, is the Timing Assembly which is used in the Calculator Crank Up and is explained in detail on plate 50.

On plate 62 the Power Control Section continues showing the RCS Chassis Assembly located below the Voltmeter Panel. V211, V212, V213 and V214 are the Select Thyratrons 1 to 4 respectively. Cages CG203 and CG204 are the grid bias and cathode returns for the Select Thyratrons. K211 is the Reproduce Power Relay. K212 is the Manual Clear Relay. K213 is the Reproduce Transfer Relay. K214 is a spare relay. T28 is the Filament Supply Transformer for the Select Thyratrons and -40 volt supply tubes. T31 Transformer is the Reproduce Pulse Transformer and CR203 is a selenium rectifier across the primary of T31. TB204 on terminals 10 through 15 are the primary taps for T28 to adjust for proper filament voltage.

Relays K2O2 and K2O3 are on the rear deck and K2O4, K2O6 and K2O7 on the front deck. These relays are used in the Calculator Crank Up and are explained in detail in plate 50.

The Fuse Panel from F201 to F210 are also shown in detail in the Calculator Crank Up on plate 50.

The Fuse Panel is hinged to swing forward and behind this Fuse Panel, though not shown, are components used in the -165 volt supply which are shown on plate 51 within the dotted line area.

Below the Fuse Panel is the filter capacitor assembly for the -165 volt supply.

TB208 and TB209 are connected by cable to the Punch.

Factory print 1940250 shows the wiring on the Power Control.

### COMPUTER WIRING DISTRIBUTION

### Plate 650

This plate shows the wiring to the various sections of the Computer. The detailed wiring in the various sections can be found on the factory prints as labeled. The chassis that the various sections control are shown on plates 57 and 58. By use of this plate, plates 57 and 58 and the factory prints, it is possible to trace the wiring within the Computer.

The factory print numbers each contain 3 prints. The 3 prints show all wiring within a specific section.

This plate is for reference purposes to assist in tracing the Computer wiring. For example, suppose all J Section connections are to be traced. Factory print #1940400 will show all J Section wiring. This plate shows that;

- 1. T26D and T27 transformers supply the filaments of J section.
- 2. J section connects to E section via the J Blocks.
- 3. J section connects to J429 in the D section.
- 4. J section connects to the Storage Door.
- 5. J Blocks in J Section connect to the Minus and Input Neons.
- 6. J Section connects to J Block 430 in Power Supply to pick up D.C. supply.

# ELECTRONIC COMPUTER

# UNIVAC 60 & 120

# ALPHA STAGE INDEX

STAGE NAME	CAGE TYPE	CHASSIS LOCATION	STAGE NAME	CAGE TYPE	CHASSIS LOCATION
X9C	DD-20	সম	ACT	T _1	OCT 1
Ø901	x	آتار آ	AGA	AA-2	001.2
Й9M	DD-1	T	AGD		OCT.2
MOSM	1	A T	AGE1	י עע ד3	OCT 2
Ø9SM1	-7-00	يتر بلاگ	AGE1	BC-13	0CT 2
ØC2	GA-7	ØF ØF	ACF2	F _3	0012
ØESP	$\Delta \Delta -1$	ØF	ACEO	RC-12	0012
ØEZ.	GG-21	ØF	ACK	K -3	OCT 2
ØE7.1	GG-2	ØF	AGT		0012
()도그() ()도그()	т_1	A T	AGTZ	DA-2	OCT.2
ØF2	GA-1	ØF.	ANRT	BC-JL2	
র্থেদ ২	GA-1	T	ANR2	BC-42	
OF4	GG-18	ন্দ	AP2	s _1	001.2
0 0 F	G(-)-2	о́г Яг	APC1	BC-14	
ØFD1	F -1	T	APC2	BC-22	0012
ØFD3	x	ØF	APC3	BC = 1 L	OCT.2
ØFM	RC-17	ØF	APD1	10-1	OCT.1
ØFR1	DD-1	- T	ΔΡΠΟ	ן עע	OCT.1
ØFR2	DD-7	ØF	APD3	ן –עע 1_חת	
ØFS	F -1	ŐF	APD4	ן =1 חת	OCT.1
ØFZD	F -3	ØF	APGA	GG_4	OCL1
ØFZT	RC-19	ØF	APGB	GG_1+	OCL1
ØLD1	RC-1	ØF	APGL	RC-2	OCL1
ØLD2	X	ØF	APGM	RC-2	OCT.1
ØMD	T -1	ØF	APMA	AA-2	OCT.1
ØRS	T -5	ØF	APMB	AA-2	OCT.1
ØRSZ	GG –4	ØF	APT1	T -1	OCT.1
ØSR	T -1	ØF	APT2	T -1	OCL1
AAD	DD -1	OCL1	APT3	T -1	OCL1
AAF'1	F -3	OCL1	APT4	T -1	OCL1
AAF2	F -3	OCL1	ARA1	DD-7	OCL2
AAF21	RC-13	OCL1	ARA2	RC-31	OCL2
AAG	GG-+	OCL1	ARA3	x	OCL2
AAGL	RC-2	OCL1	ARG	GG-1	OCL2
AAK1	DD-7	OCL1	ARGI	AA-2	OCL2
AAK2	DD-7	OCL1	ARM	AA-15	OCL2
AAM	AA-2	OCL1	ARR	RC-1	OCL2
AAR	RC-13	OCL1	ART	T -1	OCL2
AAT1	T -1	OCL1	ARY	DD-7	OCL2
AAT2	T -1	J∪L1	ARZ	DD-1	OCL2
AC	DA-2	ACC	ASA1	R0-2	OCL1
ACG	GG-4	OCL1	ASA2	RC-2	OCL1
ACI	AA-2	OCL1	ASC	DD <b>- 1</b>	OCL1
ACI	Х	OCL1	ASD	DD-1	OCL1
ACM	DA-5	OCL1	ASG	GG →+	OCL1

STAGE	CAGE	CHASSIS	STAGE	CAGE	CHASSIS	
NAME	TYPE	LOCATION	<u>NAME</u>	TYPE	LOCATION	
STAGE NAME ASM AST1 AST2 ATA ATM1 ATM2 ATR ATM2 ATR ATT B11+ B11- B11-1 BA+ BA- BA+1 BA- BA+1 BA- BM+1 BM-1 CØCS CØD CØDA CØDD CØDE CØDG CØDG CØDG CØDG CØDG CØDG CØDG CØDG	CAGE TYPE AA-2 T -1 T -1 X DA-5 AA-2 RC-14 T -4 K -2 RC-27	CHASSIS LOCATION OCL1 OCL1 OCL1 OCL1 OCL1 OCL1 OCL1 OCL1	STAGE NAME CT4 CT8 CT1Ø CT11 CTG CTSG CX D2-14 D2-4C D8-16C D8-16C D8-16T DA1-16 DAM DAS DAX DB2 DB4 DB8 DB16 DB7 DC1 DC2 DC4 DC4 DC2 DC4 DC2 DC4 DC4 DC2 DC4 DC4 DC2 DC4 DC4 DC2 DC4 DC4 DC2 DC4 DC4 DC4 DC2 DC4 DC4 DC4 DC4 DC4 DC4 DC4 DC4 DC4 DC4	CAGE TYPE T -3 T -3 T -1 GG-1 GG-22 GG-6 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-24 GG-23 T -3 T -3 T -3 T -3 T -3 T -3 T -3 T -	CHASSIS LOCATION CCT CCT CCT CCT CCT CCT CCT CCT DCR DCR DCR DCR DCL DCL DCL DCL DCL DCR DCR DCR DCR DCR DCR DCR DCR DCR DCR	
CMA CO9 CPMD CS CSK CT	DA-1 X DD-7 GG-2 C -1 T -1	DCR IO CTL DCR DCR DCR DCR	DN2-16' DN4" DN48" DNB-16 DF1 DF2	X X RC-50 X F -1 F -1	DCR DCR DCR DCR DCR DCR DCR	
CT1	T -3	CCT	DP4	F -1	DCR	
CT2	T -3	CCT	DP8	F -1	DCR	

	STAGE NAME	CAGE TYPE	CHASSIS LOCATION	STAGE NAME	CAGE TYPE	CHASSIS LOCATION
(1, 2) (3, 4) (1, 2) (3, 4) (1, 4) (1, 2) (3, 4)	DP16 DPG1 DPG2 DRB DRP DRR1 DRR2 DRR3 DRR4 DRS EØCA EØCB EBG EBM EBM EBP EBP EBP EBP EBP EBP EBP EBP EBP EBP	F -1 GA -11 GA -11 T -4 S -1 RC -53 X X RC -53 T -1 GA -6 DD -12 GG -6 K -3 X X T -1 RC -23 DD -1 RC -23 DD -1 RC -54 AA -1 GG -4 GG -4 F -4 F -4 DD -7 X X DD 6 A -6 A -6 A -6 A -6 A -7 A -7	DCR DCL DCL DCL VAD VAD VAD VAD VAD CL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL SS SS ZCL ZCL ZCL SS SS ZCL ZCL ZCL SS SS ZCL ZCL ZCL SS SS ZCL ZCL ZCL ZCL ZCL ZCL ZCL ZCL ZCL ZCL	EP $EP'$ $EP'$ $EP'$ $EP'$ $EP2$ $EP3$ $EP3$ $EP4'$ $EP4'$ $EP5'$ $(1, 2) EPF'$ $(3, 4) EPF'$ $EPM$ $EPM$ $EPP'$ $EPP1'$ $EPP2'$ $EPP''$ $EPP''$ $EPP''$ $EPP'''$ $EPZ''$ $EPZ''$ $EPZ''$ $EPZ'''$ $EPZ'''$ $EPZ'''$ $EPZ'''$ $EPZ''''$ $EPZ''''''''''''''''''''''''''''''''''''$	F -3 RC-19 DD-7 DD-7 T -4 RC-16 F -3 RC-11 GG-28 X X AA-11 T -4 DD-7 T -4 DD-7 T -4 DD-7 T -4 DD-7 X RC-14 T -4 DD-7 X RC-14 T -4 DD-7 X RC-14 T -4 DD-7 X RC-14 T -4 DD-7 X RC-11 T -4 DD-7 X RC-11 T -4 DD-7 X RC-14 T -4 DD-7 X RC-11 T -4 DD-7 X RC-14 T -4 DD-7 X RC-11 CD-7 Z RC-11 CD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-11 CD-7 Z RC-11 CD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-11 CD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-11 CD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 T -4 DD-7 Z RC-14 C -9 F -3 RC-11 T -1 DD-7 Z RC-14 C -9 F -3 RC-11 C -1 C C -9 F -3 RC-11 C -1 C C -9 F -3 RC-11 C -1 C C -9 F -3 RC-11 C -1 C -1 C -1 C -1 C -1 C -1 C -1	SCL SCL DCL SCL SCL SCL SCL SCL SCL SCL SCL SCL S
	ENM1	AA-6	CTL	н <u>г</u> рд	F -2	$\operatorname{CTL}$

STAGE NAME	CAGE TYPE	CHASSIS LOCATION	STAGE NAME	CAGE TYPE	CHASSIS LOCATION
EZB5 <sup>1</sup> EZG FA (1, 2) FB (1, 2) FC (1) FC (2) FD (1, 2) FK-1	RC-55 AA-2 DD-14 DD-17 DD-22 RC-45 X	CTL CTL STL STL STL STL STL STL	M (S2) M (S2) A MØCC M9 M13 M17 M35 M57	RC-40 RC-40 X X X X X RC-30	STL STL IO IO IO IO IO IO
FK-2 I-1-11 I35 I79 I9 IA9 ICC	K -13 GG-7 GG-28 GG-28 AA-4 DL-1 RC-40	STL RIG IO IO IO ZCL	MA (1, 2) MA9 MC (1) MC (2) MC1 MC2 MC3	K -12 D -3 RC-31 RC-31 GG-20 T -1 GG-4 DD 7	STL IO STL ØF ØF ØF
ICL ICP INV IO9 IOC IOCK IS-1 IS-3	F -2 RC-23 DD-1 AA-3 RC-48 D -3 DK-1 DK-1	ZCL ZCL VAD IO CCT CCT IO IO	MC4 MC5 MC6 MC7 MC8 MCP1 MCP2	DD-7 X DD-1 DA-1 DD-7 DD-7 RC-14 RC-14	ØF ØF ØF ØF ØF RIG RIG
IS-5 IS-7 IS-9 KB (1) KB (2) KB (3) KB (4)	DK-1 DK-1 DK-1 K -8 K -8 K -8 K -8 K -8	IO IO IO KB KB KB KB	MCX ME MF (1, 2) MKD (1) ML (S1, 2) MO MR (S1, 2)	X K -14 RC-39 RC-37 RC-46 K -14 DD-18	ØF IO STL STL IO STL
KB       (5)         KB       (6)         KB       (7)         KB       (8)         KB       (9)         KB       (10)         KB       (11)         KB       (12)	K -8 K -8 K -8 K -8 K -8 K -8 K -8 K -8	KB KB KB KB KB KB	MS MSA MSA MSD MSI MSK MSKA MSKK	F -3 X DA-5 DD-14 DD-1 K -6 RC-14 C -3	DCL DCL CCT DCL DCL DCL ZCL ZCL
KBA (1, 2) KBA (3, 4) KBA (5, 6) KBA (7, 8) KBA (9, 10) KBA (11, 12) KBR (1, 2)	DD-14 DD-14 DD-14 DD-14 DD-14 DD-14 DD-14 DD-14	KB KB KB KB KB KB	MSKP MST MXR MXR3 MZ (1) MZ (2) MZ (A)	RC-45 T -2 DD-7 RC-16 F -3 F -3 GG-8	ZCL DCL VAD VAD STL STL STL
KBR (3, 4) KBR (5, 6) KBR (7, 8) KBR (9, 10) KBR (11, 12) M (S1) M (S1) A	X X X X RC-40 RC-40	KB KB KB KB STL STL	MZR MZT OTP OTP1 P115 P11C P11G	DD-7 T -4 RC-45 DD-7 T -2 DA-7 K -3	DCL DCL VAD VAD MD MD MD
STAGE	CAGE	CHASSIS	STAGE	CAGE	CHASSIS
--	--	---	--	--	---
NAME	TYPE	LOCATION	NAME	TYPE	LOCATION
PABA PABA1 PABS PABS1 PAC PAM PAMD PAT PC1 PC2 PC4 PC8 PC16 PC6 PD1 PD1M PD2 PD2D PD3 PD2 PD2D PD3 PDA PDAM PDB PDM PDM3 PDM PDM3 PDM3 PDM3 PDM3 PDM3 P	$\begin{array}{c} DD-7\\ DD-7\\ DD-7\\ DD-7\\ T&-3\\ T&-1\\ F&-6\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-3\\ T&-4\\ RC-1\\ T&-1\\ DD-13\\ F&-1\\ T&-1\\ DD-13\\ F&-1\\ T&-2\\ GA-6\\ AA-9\\ GG-2\\ T&-2\\ F&-1\\ S&-1\\ T&-4\\ GG-2\\ GA-4\\ RC-17\\ S&-1\\ F&-1\\ T&-2\\ T&-1\\ F&-1\\ GG-6\\ DD-12\\ DA-6\\ T&-1\\ F&-1\\ GG-2\\ T&-4\\ GG-1\\ F&-1\\ GG-2\\ T&-4\\ GG-1\\ AA-2\\ S&-1\\ DD-3\\ \end{array}$	SB SB SF B 단두 된 원 원 원 원 원 원 원 원 원 원 원 원 원 원 원 원 원 원	$\begin{array}{c} PPI \\ PS \\ PS11 \\ PSA \\ PSA \\ PSA \\ PSA \\ PSA \\ PSA \\ PSA \\ PSG \\ PSG \\ PSG \\ PSO \\ PT1 \\ PT2 \\ PT2 \\ PT3 \\ PT4 \\ PT5 \\ (1, 4) PTR \\ PX \\ PZG \\ R0 \\ R1 \\ R1 \\ R1 \\ R1 \\ R1 \\ R1 \\ R1$	DD-21 GG-1 S -1 DD-1 LL-2 DD-1 K -3 GA-1 GG-1 T -4 GG-22 F -1 S -1 RC-14 RC-42 X GA-7 AA-6 AA-13 T -4 K -4 AA-8 DA-3 AA-6 T -3 AA-6 T -2 C -12 K X GG-12 C GG-12 C	ØF ØF MD SB SB MD ØF CCT SCL SCL SCL SCL SCL SCL SCL SCL SCL SCL

STAGE NAME	CAGE TYPE	CHASSIS LOCATION	STAGE NAME	CAGE TYPE	CHASSIS LOCATION
SG SI-1 SI-2 SK1 SK2 SK3 SKBH	GA-8 RC-11 X C -2 RC-52 RC-51 DD-14	DCR MD DCL DCR DCR DCR CCT	ZD52 ZR2 ZR5	DD-23 R -3 R -3	CTL ZCL ZCL
SKBK SM SMA SMC	K -14 M -1 -A-3 X	CCT DCR DCR DCR			
SMG SRC (1) SRC (2) SRC (A)	AA-1 RC-35 RC-35 R -5	DCR STL STL STL			
SSG (S1, 2) SSK SSRO SZK	KK-1 RC-23 DK-1 C -1	STL CCT CCT CTL			
TØ T1 T1 T2 T2	T -1 T -3 T -3 T -1	ACC ACC TCR ACC			
T2 T2 T4 T4	T = 1 T = 3 T = 1 T = 3 T = 1	TCR TCR ACC TCR			
T8 T1Ø T20 T2Ø	T -1 T -3 T -3 T -1	ACC TCR TCR TCR			
T4Ø TB TC TC1	T -3 T -2 T -1 T -3	TCR TCR ACC TCR			
TC2 TDG TG THY1	T -3 GG-14 GK-1 RC-46	TCR TCR TCR VAD			
THY2 TK TS TSA	RC-9 K -3 T -2 AA-1	VAD TCR TCR TCR			
TSAL TSP TUG VTB2	RC-1 S -1 GG-14 X	TCR TCR TCR ZCL ZCL			
VTIC ZB52	х Х R –1	ZCL ZCL ZCL			









































MULTIPLICATION DIVISION COUNTER

PLATE 21 0


































































a service and the service of the service of the service of the service of the service of the service of the ser Service of the service of the service of the service of the service of the service of the service of the service














































CONTROL (CTL)

PLATE 76C

HEATER POTENTIALS

2 FIL "D" -----() 6 8 3 6 EC 82 RC-54 2 -150v 4 FIL'E 7CØG 8GG-21 7C9G 3 8GA1 3 C9D 4 G FIL'F [SB-28]LI-EOCB [DCR-2]SK2 -150 (OCL 2-23)RP-EGD 8 GND 6 9 7 CPMD 7 600-7 CODA. 4 C97 4 T-1 9CØDG9 5GG-43 F-2 9 DCL-43)RP-DMP 10--150v DCL-15]RI-MSI (<u>55-34)EMK BUS</u> (ØF-11) K -ØF3 , THRU(PTP Sw<sup>\*</sup>4 - C4 - B) 7 4 EMZ RC-M 6 COCS 6 7 8 DD-1 4 7 COPG 4 \_[DCL-31]LI-DG (SS-32)ESK BUS [0F-13] K-0F4 THRU(PTP SW43-C4-C) DCL-29]RI-DG [SS-3]]ERK BUS [ØF-IS] K-ØF5 THRU(PTP SW<sup>1</sup>]-C3-A) 6 7 8 DD-1 4 2 1 6 7 EPM4 BD-7 COD 4 F·2 6 7 EM24 F-3 9 [CCT-23]RI-CTSG @ [ØF-17] RP-MC1 DCL-45-G-DMP ©[DCR-3]]LP-CX [MD-I2] RC-PM 3 [DCL-32] LC-DRB 6 8 DD-7 4 EM 5 4 EPP 9 T-4 EMK 7 K-3 [0CT-47]RI-SK8H [0CL 2-37]RP-ARM -22]SCL-44]P-ESZI [0F-21]LP-0EZ [DCL-17]-LI-EPP2 20 [0F-23]LD-PPI \_[DCL-41]LD-DRP 6 7 EPS 4 T-4 9 6 E S 9 4 T-4 9 е SA BDD-I 4 7 K-3, -60v 3 (0F-25]C-MC1 [DCL-13]LI-EP2 23 [ØF-27]LP-PAT [DCL-39]RP-DRB T1EPM AT-4 P ERA BODJA 2 9 E R 4 T-4 [MD-10]K-SII [DCL-12]K-SI2 [DCR-11] SHIFT CALL B5 BUS 30 \_[ZCL-32]RC-2852(31) 32[0F-31]LD-MC41 [DCR-37]LD-SMA [DCL-2]LD-MS 6 7 ERAZ 8 00-7 4 ENM 9 2 AA-61 3 0-64 GEOPZ 4 F-4 EPZ 4 F-3 9 \_[ZCL-30]LC-2852 (0F-33)P-0ESP \_[CCT-29]RP-CGA 3 (ØF-35) RP-PAC 3 +15 EECS 7 9 AA-14 3 4 EPZC 8 7 RC-115 2 8 1 6 9 6 7 5 4 9 AA-11 5 4 +150V PAMD F-6 2 30 [MD-44]RP-PMDZ [SB-30]LP-EØCB 🔊 [0F-49]LC-MC2 [ZCL-50]PT-5 [PTP S#3-C3-A] 39 40 +150V -BEZGA 9AA-Z EZ85 F-2 9 6 EMDZ F 3 9 EZ 4 F-69 [ACC-IM-12]LB-(2)AC @[@F-4]]LC-PSIG \_[ØF-28]P-Ø95M (3) a -90v 2 4 8 7EZB5 6 3 RC-55 5 F 782 7 EMDC 5 2FSCG A-9 6 F-2 9 € -15 v [RIG-IO]RP-COR (CCT-34)LI-CGA (7) Ð ε 8 00-7 1 8 SZK C-1 2 9 72052 DD-23 8 ENMIS (A) (STZ-ZG)C-MZ (A) (STZ [f]]-38](-MZ(I) (MACH\*1 ONLY) \_[@F-16]RP-MC2(49)

A.





DECIMAL COUNTER (DCR)

PLATE 78 C

PLATE 79 C









[D-E-F] ALL STAGES : GND

OUTPUT CONTROL-I (OCL-I)

NOTE: ALL TRIGGERS NOT ZEROIZED







PLATE 85 C



PLATE 86 C

SIGN BIAS (SB)







STEP SEQUENCE (SS)



STORAGE CONTROL(STL)

\_\_\_\_\_



PLATE 91 C





PLATE 93 C











# ELECTRONIC COMPUTER UNIVAC 60 & 120

## Section -D-

# CONTENTS

Throat Block	D-1
Throat Knife	D <b>-1</b>
Picker Knife	D <b>-1</b>
Card Feed Slide	D-1
Card Feed Slide Side Play	D-2
Feed Magazine Alignment.	D-2
Dummy Cam	D-3
Pin Lock Torsion Springs	D-3
Pin Lock Eccentric	D-3
Sensing Switch Box	л <u>-</u> З
Tower Retract Bail and Eccentric	n-4
Non-Restore Bail	D-4
Set Bar Retract Eccentric	D-4
Skip Interposer Eccentric	D-5
Die Section Card Stop	D-5
Front Card Receiver Shutter Fingers	D-5
Sort Micro Switch	D-5
Card Jam Micro Switch	D-5
Full Chip Pan Micro Switch	D-5
Full Receiver Micro Switch	<b>D-6</b>
Cam Contacts	D-6
Phenolic Cams	<b>D-6</b>
Shafts, Gear Trains and Timing	<b>D-6</b>
Clutch and Brake Assembly	D-7
Single and Three Phase Connections	D-7
Belt Tension and Machine Speed	D-7
No Card Sensing Plunger	D-7
Brake Potentiometer	<b>D-</b> 8
Feed and Eject Roll Tension	<b>D-</b> 8
Empty Feed Magazine Micro Switch	<b>D-</b> 8
Output Voltage Adjustment	<b>D-</b> 8
-165 Surge Limit Control	<b>D-</b> 9

# FIGURE DRAWING INDEX

	1	Pو	2 6	70	\$
	· 4		~ 5	Ľς	
	-		-	-	-

Page

Feed Magazine Adjustments	1		<b>D-1</b> 0
Dummy Cam & Pin Lock Adjustments	2	•	<b>D-1</b> 0
Tower Retract Bail & Eccentric Adjustment	3	••	D-11
Non-Restore Bail Adjustment	4	••	D-11
Set Bar Retract, Skip Interposer Eccentric & Die			
Section Card Stop	5	••	D-12
Card Jam & Sort Micro Switch & Shutter Fingers Adj	6	••	D-12
Clutch & Brake Assembly, Phenolic Cams, Cam Contacts			
& Main Shaft Adjustments	7		D-13
Machine Speed, Belt Tension & Electrical System Adj	8	••	D-13

Printed In U. S. A.

Fig.

#### ADJUSTMENTS

### THROAT BLOCK

## Fig. 1A

The Throat Knife should have .010 to .020 inch overlap with the Throat Block. Be sure the Throat Block and Throat Knife are parallel.

### THROAT KNIFE

## Fig. 1A

The Throat Knife is adjusted to obtain .008 inch clearance between the Throat Knife and Throat Block. This clearance is obtained as follows:

- 1. Loosen set screw on the right side of the Throat Knife Assembly.
- 2. Turn Throat Knife Adjustment Screw on top of Throat Knife Assembly until .008 inch is obtained.
- 3. Tighten set screw on side of Throat Knife Assembly.

#### PICKER KNIFE

## Fig. 1B

The Picker Knife is adjusted to obtain a .005 inch bite on the trailing edge of the card.

- 1. Turn machine until the Card Feed Slide is in full feed position.
- 2. Through access slots in Card Feed Slide Guard, loosen the 3 Picker Knife set screws.
- 3. Loosen the 2 Picker Knife Adjustment Screw Lock Nuts.
- 4. Adjust Picker Knife for .005 inch height by turning the 2 adjustment screws. The heads of the adjustment screws must contact the top of the slot in the Picker Knife. Check for .005 inch height across the width of the Picker Knife.
- NOTE: The Picker Knife has two useable edges and can be inverted when one edge becomes worn.

#### CARD FEED SLIDE

#### Fig. 1B

This adjustment is obtained with the Card Feed Slide Eccentric which is located under the Card Feed Slide.

- 1. Position the Card Feed Slide in full restored position.
- 2. Place a card in the Feed Magazine and position the card so its trailing edge is contacting the rear Card Stacking Guides.
- 3. Adjust the Card Feed Slide Eccentric to obtain .031 inch Picker Knife overthrow behind trailing edge of the card.
- 4. Position the Card Feed Slide in full feed position. Place a card in the Feed Magazine to just contact the Feed Rolls. The Picker Knife must overthrow the trailing edge of the card with a minimum of .062 inch to insure a positive feed.

### CARD FEED SLIDE SIDE PLAY

## Fig. 10

The Card Feed Slide Side Play is controlled by an adjustable Gib.

- 1. Loosen 3 set screws under left side of the Feed Magazine. (Magazine removed from machine).
- 2. Adjust 3 screws on left side of Feed Magazine for a minimum Card Feed Slide Side Play condition.
- 3. Check for minimum side play with Card Feed Slide in full feed and restored positions.
- 4. The Card Feed Slide must be free to fall by its own weight when the Feed Magazine is tilted.
- 5. Secure adjustment by tightening 3 set screws under left side of Feed Magazine.

#### FEED MAGAZINE ALIGNMENT

## Fig. 1

The Feed Magazine is aligned so that cards feeding into the Sensing Section are sensed in the center of the punched hole.

- 1. Punch a card with alternate 7 and 9 positions punched in the Lower Field.
- 2. Feed the card into the Sensing Section until the pins in the Lower Sensing Pin Box indicate sensing of the card has begun.
- 3. Gently tap the non-selected pins of the Lower Sensing Pin Box.
- NOTE: Too heavy a blow on the pins could puncture the card and cause a card jam.
- 4. Remove the card, check the pimpled card for proper alignment.
- 5. In case the alignment is not correct, the magazine is to be moved in a direction determined by the hole nearest the pimpled mark. For example: if the pimpled mark is nearest the hole on its left, move the Feed Magazine to the

left. The Feed Magazine is moved, after loosening the 4 Magazine Mounting Screws, by adjusting the screw and lock nut which extends through the base casting to the left of the Feed Magazine.

#### DUMMY CAM

## Fig. 2A

- 1. No cards in the machine.
- 2. Lower Sensing Pin Box bottom dead center.
- 3. Holding the Pin Lock Mechanism unlatched, cycle the machine manually until the first sign of pin movement in the Upper Sensing Pin Box is observed; <u>CAUTION:</u> All Sensing Pins are in a locked position.
- 4. Gently tap the pins in the Lower Sensing Pin Box while backing off the Machine until all movement just disappears from the pins in the Upper Sensing Pin Box.
- 5. Adjust height of Dummy Cam to leave .001 inch clearance between cam surface and Follower Roll. NOTE: Manually latch the Pin Lock Mechanism to prevent locking all 540 Upper Set Up Pins.

#### PIN LOCK TORSION SPRINGS

## Fig. 2A

The Pin Lock Torsion Springs are adjusted with approximately  $1\frac{1}{2}$  turns for tension. Be sure spring is free.

### PIN LOCK ECCENTRIC

- 1. Lower Sensing Pin Box at bottom dead center.
- 2. Adjust Pin Lock Eccentric to obtain a minimum passing clearance with the Pin Lock Mechanism Locking Extension, as shown in 2B.
- 3. The Lower Sensing Pins should remain free, unlatched, when the Lower Pin Box is raised and no card is sensed, as shown in 2C.

### SENSING SWITCH BOX

# Fig. 30

A selected Upper Sensing Pin must just contact its corresponding Sensing Switch Box Intermediate Sensing Pin at 301°. This timing is obtained by shimming the Sensing Switch Box using Laminated Shims #1100101 & #1100102.

1. Feed a card with "O" positions punched Upper Field columns 1 through 45 and "9" positions punched Lower Field columns 46 through 90, manually into the machine.

- 2. Observe when the selected Upper Sensing Pins just contact their corresponding Sensing Switch Box Intermediate Sensing Pins. The machine timing dial must read 301°
- 3. To obtain condition described in Paragraph 2 above, raise or lower the Sensing Switch Box by removing or inserting shims under the Switch Box Mounting Rails.

NOTE: Check all 4 corners of the Sensing Switch Box, Columns 1, 45, 46 and 90.

## TOWER RETRACT BAIL AND ECCENTRIC

### Fig. 3

- 1. Machine on low part of Tower Retract Cam.
- 2. Adjust clamp on Retract Bail Shaft so bail just contacts all Actuator Retract Links, as shown in 3A.
- 3. Adjust Tower Retract Link Eccentric to give approximately .030 inch overthrow on Non-Reset Latch as shown in 3B.
- 4. Turn machine to high part of Retract Cam as shown in Figure 4. Check to see that the Actuator Interposer Assembly does not limit motion of the Actuator Retract Links as shown in 4A. If limit occurs, increase the gap on the Non-Reset Latch.
- 5. Check to be sure the Interposer Assembly relatches with overthrow.

### NON-RESTORE BAIL

## Fig. 4

- 1. Manually release several Non-Restore Actuator Interposer Assemblies.
- 2. With Reset Solenoids normal adjust Non-Restore Bail Clamp for .030 inch clearance above Non-Restore Actuator Interposer Assembly as shown in 4B.
- 3. Check that the Non-Restore Actuator Interposer Assembly does not limit when Reset Solenoid is fully operative.

### SET BAR RETRACT ECCENTRIC

## Fig. 5A

- 1. Turn machine to the high part of the Set Bar Section Retract Cam.
- 2. Adjust Eccentric to Retract the Lock Slides in the Set Bar Section within .005 inch of a limit.

#### SKIP INTERPOSER ECCENTRIC

## Fig. 5B

- 1. Hold the Skip Interposer in an operative condition while the machine is on the high part of the Set Bar Section Retract Cam.
- 2. Adjust Eccentric on Skip Interposer so there is .005 inch clearance between Stud and Skip Interposer.

### DIE SECTION CARD STOP

## Fig. 5C

- 1. Turn machine to the high part of the Die Section Card Stop Cam.
- 2. Position and secure the 2 Card Stop Operating Arms on the Card Stop Operating Shaft to open the Card Stops .025 inch below the Punching Chamber.
- 3. Check to be sure Card Stops close evenly when turning machine to low part of Die Section Card Stop Cam.

# FRONT CARD RECEIVER SHUTTER FINGERS

## Fig. 6A & 6B

- 1. Hold Shutter Finger Shaft in a fully operated position.
- 2. Tip of Shutter Fingers should be set .750 inch above plane of card travel.
- 3. Set Limit Eccentric so that Shutter Fingers close slightly below plane of card travel

### SORT MICRO SWITCH

## Fig. 6

The Micro Switch should be fully operated when the Front Receiver Shutter Fingers are fully opened.

## CARD JAM MICRO SWITCH

## Fig. 6

A card under either Card Jam Micro Switch Plunger, when the Set Bar Section is at its low limit, should fully operate the Micro Switch.

#### FULL CHIP PAN MICRO SWITCH

3/4 Full Chip Pan should fully operate Full Chip Pan Micro Switch. (Switch is

located under Chip Pan).

## FULL RECEIVER MICRO SWITCH

Full Receiver should fully operate Receiver Micro Switches. (Switch located under Card Receivers).

## CAM CONTACTS

# Fig. 7A

Adjust Cam Contacts for .025 inch clearance when on the low part of the Phenolic Cams.

#### PHENOLIC CAMS

# Fig. 7

There are 14 Phenolic Cams with 7 cams on the Front Main Shaft and 7 cams on the Rear Main Shaft. The cams are not keyed but held in place by pressure exerted by the Phenolic Cam Adjustment Nut. Any of the 7 cams on the Shaft may be adjusted by loosening the Phenolic Cam Adjustment Nut and turning the Phenolic Cams by hand. The Timing Adjustments for the 14 cams are as follows:

CAM	NAME		MAKE		BREAK
A	Calc. Start		334°		300
в	Select		324°		200°
С	Ready		1340		280°
D	Reproduce Set		89°		280°
Е	Reproduce Clea	ar and			
	Sort Storage		334°		70 <b>0</b>
F	Sort Pocket		1390		235°
G	Count		350°		46°
Η	Skip Pulse		1400		1960
I	Skip Cycle		287°		730
J	Skip Reset		1330		940
K	Relay Reset	•	75°		1310
$\mathbf{L}$	Trip Reset		1140		75°
Μ	Clutch Start		290°		1160
Ν	Clutch Stop		28°	APPROX.	2140

Cam N is adjusted to stop the Punch between 268° and 275°

## SHAFTS, GEAR TRAINS AND TIMING

## Fig. 7

The Clutch controls the cycling of the Punch. The shaft coupled to the Clutch is called the Line Shaft. All mechanical motion of the Punch is driven from the Line Shaft. There are two basic shafts which are called Front and Rear Main Shafts. All Punch Timing is based on the Front Main Shaft. The Rear Main Shaft. Dial reads 180°

when the Front Main Shaft Dial reads O°. The Front Main Shaft controls the Feed Magazine Feed, Lower Sensing Pin Box vertical motion, Upper Sensing Pin Box Card Stop and Retract and Tower Retraction. The Rear Main Shaft controls the Tower Rod and Set Bar Section vertical motion, Set Bar Section Retract, Stripper Plate Motion and Punching Chamber Card Stop.

The Feed Rolls, Intermediate Feed Rolls and Eject Rolls are driven directly from the Line Shaft. There is no timing involved in their operation.

## CLUTCH AND BRAKE ASSEMBLY

# Fig. 7

The following procedure must be used when installing a Clutch and Brake Assembly:

- 1. Loosen the Clutch Field Housing Mounting Screws so that the Clutch Field Housing moves freely.
- 2. Remove Male Coupling.
- 3. Mount the Assembly in the base.
- 4. Attach Male Coupling and Female Coupling and position assembly with .025 inch clearance between Coupling and Drive Coupling. This clearance is obtained by use of shims between Casting and Clutch Mounting Bracket.
- 5. Three .008 inch Shims should be equally spaced about the Clutch Field Housing.
- 6. The Clutch Field Housing Mounting Screws should be tightened and the .008 inch Shims removed.

#### SINGLE AND THREE PHASE CONNECTIONS

## Fig. 8

1. Single and Three Phase Connections are as shown in Figure 8A. Section A of the Manual shows 5 systems but they must be either Single or Three Phase.

### BELT TENSION AND MACHINE SPEED

## Fig. 8

- 1. Belt Tension is obtained through adjustment of the Motor Hanger Bolt.
- 2. Machine Speed of either 150 CPM or 125 CPM is obtained by the proper Flywheel and Pulley.

## NO CARD SENSING PLUNGER

1. No cards in machine.
- 2. Turn machine until Lower Sensing Pin Box is top dead center.
- 3. Adjust No Card Sensing Operating Arm to fully operate Micro Switch. (Switch is located on left side of Base Casting).
- 4. Adjust Limit Arm to rest against Upper Pin Box Casting. This Limit Arm prevents Plunger from positioning itself out of its Guide Hole in the Card Chamber.

#### BRAKE POTENTIOMETER

Adjust Potentiometer to operate Brake sufficiently to stop the Punch. One second should be sufficient.

#### FEED AND EJECT ROLL TENSION

Adjust Tension Springs on both sides of roll for an even and heavy pull on the card.

#### EMPTY FEED MAGAZINE MICRO SWITCH

Adjust the Micro Switch to fully operate when cards and Card Weight are placed in the Feed Magazine.

#### OUTPUT VOLTAGE ADJUSTMENT

#### Fig. 9

The Transformer Primary Windings for both filament and D. C. supplies have an auxiliary winding which permits closer adjustment of the output voltage on the secondary side. All Transformer Primaries are numbered similarly, therefore, any Transformer Adjustment, filament or D. C. can be made according to the sketch.

- 1. The line voltage should first be measured and then the Transformer Primaries may be connected using Figure 9 as a guide. Some corrections may be necessary to offset Transformer variations.
- 2. When it is not necessary to use Terminals #5 or #6, leave one end of the Jumper Wire connected to Tap #5 and #6 and the other to a Tap not being used for the line. CAUTION: <u>Never</u> connect the Jumper Wire from Terminal #5 to #6.
- 3. The filament voltages should be 6.3 volts <u>+</u> .2 volts at the chassis male contacts or at the socket of the Rectifier or Thyratron Tube requiring a 6.3 volt filament supply. The Rectifier Tubes requiring a 2.5 volt filament supply should have 2.5 volts <u>+</u> .01 volts at their socket.
- 4. No adjustment should be attempted without the use of a low scale A.C. meter of 2% accuracy or better since the usual accuracy of the field service meters is not better than 5%.

The D.C. voltages should be adjusted within 2% except -60 V.D.C. which is allowed 10%.

### Fig. 10

The control circuit mounted at the top of the -165 V. Capacitor Assembly is for the purpose of eliminating overloads which would otherwise be present on the EL3C Rectifier Tube, when the filter capacitor bank charges.

At the instant T-22 becomes energized, charging current flows to capacitor C2O3, through Resistors R2O1, R2O2 and R2O3. These Resistors limit the current flow to a safe value for the tube.

As the -165 V. line on the output of F219 increases its voltage in a negative direction, R207 passes current to C201, charging same. As the charge reaches the voltage required to operate K209, the relay closes, and shorts out R203. At this time, an increase current flows through R201 and R202, charging the capacitor C203 further.

The closing of K209 also starts a new charging time interval when contacts 7 and 8 close. This permits C202 to be charged through R208. K210 then operates. Contacts 3 and 5 (paralleled) and 4 and 6 (paralleled) then short out R201 and R202, allowing full current charge of capacitor bank C203.

K208 is used to discharge C201 and C202 through R204 and R205 so that full charging time is available in the following charging cycle, should it follow immediately.

These circuits are checked as follows:

- 1. All relay contacts should be clean and have proper wiping action. They must make very good contact.
- 2. Resistors R201, R202, R203, R207 and R208 should be checked.
- 3. Timing of K209 and K210 should be checked, and if found to be short, C201 and C202 should be changed. K209 should pull in approximately .2 seconds after T-22 is energized. K210 should pull in .9 seconds after K209 closes.











# PREVENTIVE MAINTENANCE for the ELECTRONIC COMPUTER

UNIVAC 60 & 120

SECTION E

Remington Rand - DIVISION OF SPERRY RAND CORPORATION -----

315 FOURTH AVENUE

NEW YORK, N. Y.

#### FOREWORD

The preventive maintenance section of this manual is designed to establish a standard scheduled preventive maintenance procedure for the Electronic Computer Univac 60 & 120.

#### Punch

The Sensing and Punching Machine Inspection and Lubrication Procedure should be exercised every 30 days or after 350 hours usage, whichever comes first. This ordinarily would be performed during the Computer Corrective Inspection Period.

#### Computer

The intervals of scheduled maintenance for the Computer section are classified into three periods, Collective, Corrective and Connective.

The Collective inspection is scheduled bi-weekly as a rapid check to insure proper basic Computer operation.

The Corrective inspection is scheduled monthly as a complete check on circuits and voltages required to give optimum machine performance.

The Connective inspection is scheduled semi-annually as a check of all associated components and terminals for electrical as well as mechanical fitness.

The General inspection is a visual check on components and wiring as changes are necessitated and should be included during each of the Collective, Corrective and Connective inspections.

# ELECTRONIC COMPUTER

# UNIVAC 60 & 120

# CONTENTS

## Page

# Foreword

UNIVAC 60 & 120 PUNCH, PREVENTIVE MAINTENANCE PROCEDURE	E−1 - E→+
Cleaning	E−1
Inspection Check List	E−1
Lubrication	E−3
UNIVAC 60 & 120 COMPUTER, PREVENTIVE MAINTENANCE PROCEDURE	E-5 - E-17
Bi-Weekly (Collective)	E-5
Monthly (Corrective)	E-5
Semi-Annual (Connective)	E-8
General Inspection	E-9
Preventive Maintenance Sticker	E-12
Test Program	E-13
Selector Chart Explanation	E-15

# PLATE DRAWING INDEX

# Lubricating Guide Plate

Punch Base (Front View)	1E
Punch Base (Lower Left Side)	2E
Punch Base (Lower Right Side)	3E
Upper and Lower Sensing Pin Box (Front View)	4£
Upper and Lower Sensing Pin Box (Rear View)	5E
Set Bar Section and Die Section (Front View)	6E
Set Bar Section and Die Section (Rear View)	7E
Punch Tower (Left Side)	8E
Plugboard Depressor Mechanism	9E
그는 이 귀나요 한 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것 같은 것	

#### UNIVAC 60 & 120 PUNCH

#### PREVENTIVE MAINTENANCE PROCEDURE

Frequency: Every 30 days or 350 hours of usage, whichever comes first.

#### Machine Covers

Remove covers from machine and put them in a convenient place so that the operators or personnel in the Tabulating Room will not trip over them.

#### Cleaning

Clean the entire machine by removing accumulated dirt, card lint and various substances. Also, remove displaced grease from all cams, rollers, gears and bearings. The entire machine must be cleaned throughout before lubrication is started.

#### Inspection Check List

- 1. Check Motor Belt Tension and Pulley Alignment.
- 2. Check Cam Contact gap for .025 inch.
- 3. Check Phenolic Cam Timings using an Ohm Meter to check Make and Break continuity on cam contacts.

#### Front Shaft

Cam	Make	Break	Cam	Make	Break
A	3340	30°	Н	1400	196°
В	324°	200°	Ι	287°	730
С	1340	280°	J	1330	940
D	890	280°	K	75°	1310
Е	334°	700	L	1140	75°
F	1390	235°	М	290°	1160
G	350°	46°	N	* 28°	*2140

\* Cam N is adjusted to stop Punch between 268° and 275°.

- 4. Check Set Bar Section retract, All Set Bars must retract by 282°. At full retract, 302° to 313°, Retract Bar must not limit.
- 5. Check Upper Sensing Pin Box Retract, all Upper Sensing Pins must retract by 283°. At full retract, 291° to 345°, Retract Bar must not limit.
- 6. Check Sensing Switch Box Timing. Selected Upper Sensing Pins must contact Sensing Switch Box Intermediate Pins at 301°.

7. (a) Remove Upper Sensing Pin Box and check for broken Cell Plate Screws.

- (b) Check for sticky slides.
- (c) Check for binds in card stop action.
- (d) Check Comb Springs for wear and broken comb tines.

- 8. (a) Check Set Bar Section Comb Springs for wear and broken comb tines. This can be checked with Upper Sensing Pin Box removed. Remove Comb Spring protecting plate and check Comb Springs.
  - (b) Check for sticky slides.
- 9. (a) Check clearance between Set Bar Section and Tower Rods. Maximum clearance .030 inch.
  - (b) Check set up of Set Bar Section for set bar latching overthrow.
- 10. Check Die Section Card Stops.
  - (a) Card Stops must not bottom.
  - (b) Must open even and .025 inch below bottom surface of die plate.
  - (c) Must not bind.
- 11. Check Micro Switch Operation.

  - (a) Empty Feed Magazine Micro Switch.
    (b) No card in Sensing Micro Switch.
    (c) Card Jam Micro Switches.
    (d) Full Chip Pan Micro Switch.

  - (e) Full Receiver Micro Switches.
- 12. Check Card Feed Magazine.
  - (a) Picker Knife Adjustment .0045 inch go .006 inch no go.
    (b) Throat Knife Adjustment .008 inch go .010 inch no go.

  - (c) Throat Knife release.
  - (d) Card Feed Slide Side Play.
  - (e) Magazine Alignment.
- 13. Check Clutch and Brake.
  - (a) .025 inch to .035 inch clearance between Coupling and Drive Coupling.
  - (b) Machine must stop between 268° and 275°.  $\sim 270$
- 14. Check all linkage for wear and all rolls for binds.
- 15. Check Non Restore Mechanism.
  - (a) Reset Solenoids energized. Non Restore Actuator Interposer Assemblies must have maximum latching overthrow and not limit.
  - (b) Reset Solenoids de-energized. Non Restore Actuators in a reset position must have .022 inch to .030 inch between Non Restore Bail and Non Restore Actuator Interposer Assemblies.
  - Non Restore Actuators in a tripped position must have .010 inch to .015 (c) inch between Non Restore Bail and Non Restore Actuator Interposer Assemblies.
- 16. Check Set Up Actuators and Mechanism.
  - (a) Set Up Actuators in a tripped position must have .031 inch + .010 inch clearance between Rocker Arms and Interposer Assemblies.
  - (b) Rocker Arms and Interposer Assemblies must align.
  - (c) Set Up Actuators, in a latched position, must have passing clearance between Rocker Arm and Interposer Assemblies.
  - Machine dial reading 76° to 81°. Set Up Actuator Interposer Assemblies (d) must have maximum latching overthrow and not limit.

(e) Check Set Hold Latch for proper bite and latching overthrow.

- 17. Machine dial reading 302° to 313°. When the Skip Interposer is in an operative position (Skip Solenoid energized) there must be .005 inch clearance between Skip Interposer and Stud.
- 18. Check Clear and Unit Switch Operation.
- 19. Check Card Release and Unit Switch Operation.
- 20. Check Skip Cycle Operation.
- 21. Check Non Restore Operation.
- 22. Check Sort Operation.
- 23. Check Reproduce Clear Operation.

#### Lubrication

After the machine has been thoroughly cleaned and generally inspected, it should be lubricated with lubricants prescribed for the various parts that appear in the plate drawings 1E through  $\mathcal{F}$ .

Illustrations are provided with the intent that you familiarize yourself with the parts that require lubrication. The type of lubricants to be used is identified by code numbers on each plate drawing. The letter S included with some code numbers indicates that the lubricant should be applied as a Spray.

While it would be impossible to illustrate each part that requires lubrication, sufficient units of the machine are shown to establish identity of parts to be oiled or greased within the area of the unit.

The numbers 1, 2 and 3 on each illustration represent the code number of the three types of oil. Code #+ and #5 represent the type of grease to be used.

In all instances where parts are not illustrated or where parts are shown with the absense of a code number, it is assumed that the serviceman will use his own good judgment in selecting one of the five following types of lubricant prescribed for use on Tabulating equipment. This may easily be determined by observing the type of lubricant used on parts that are illustrated in the various drawings.

#### Types of Lubricant to Use

Three types of oil and two types of grease have been selected as standard for purpose of lubricating Tabulating equipment. Under no circumstances are lubricants other than those five standard types to be used. Experiments have proved that satisfactory lubrication results have been obtained using the following three types of oil and two types of grease.

#### CODE #1

<u>Velocite "E" Oil - Symbol #SVC-325L</u> - To be used on all light mechanisms operating with extremely close tolerances.

#### CODE #2

<u>#318 White Industrial Oil - Symbol #SVC-95L</u> - To be used on Shaft Casting Bearings 3/8" in diameter or less or parts operating under light friction.

#### CODE #3

<u>Rubrex Medium Oil - Symbol #SVC-113L</u> - To be used on Pivot Points, Hubs and general Shaft Casting Bearings with a diameter 7/16" and above or parts operating under excessive friction.

#### CODE #+

Lubriplate #130AA Grease - Symbol #SVC-370L - To be used on all Gears, Follower Rolls, Cams and sliding surfaces not lubricated with above oils.

### CODE #5

Gargoyle BRB #+ Grease - Symbol #SVC-146L - To be used for machines equipped with a Transmission.

When lubricating the machine, it is suggested that you establish a systematic method of lubrication. The machine should be completely lubricated with each one of the five types of lubricants.

Start lubricating the machine by using Grease #+ on all parts listed and shown in the illustrations; then proceed by using Oil #3 first, then Oil #2. Use Oil #1 last for all light mechanisms operating with extremely close tolerances. Old grease and oil must be removed from parts that require grease; otherwise, the newly applied grease will not stick to the parts.

The purpose of this machine outline should not be misconstrued. Its purpose is to aid you in formulating a habit of systematically lubricating the entire machine by beginning with one section and proceeding until the machine is completely lubricated. The serviceman should follow this theoretical machine procedure outline until such time as he is thoroughly familiar with the procedure and can systematically lubricate the entire machine without its use.

#### UNIVAC 60 & 120 COMPUTER PREVENTIVE MAINTENANCE PROCEDURE

#### BI-WEEKLY (COLLECTIVE)

Inspection Time -  $1\frac{1}{2}$  Hours

Clean Dust Filters

Run Test Problem to check Input-Output, Storage, Shifts, Elements, Processes and Decimals. This Program should run without repeat for 30 Minutes.

Check Filament DC return Resistors for Burn-Out or Discoloration. These Resistors are located on a Terminal behind the Power Supply and are easily accessible once the Storage Door is opened. These Resistors burn-out due to Filament Cathode short which leaves the Filament Supply Floating

Resistors within the cages when seriously discolored should be checked for proper value.

#### MONTHLY (CORRECTIVE)

Inspection Time - 3 Hours

DC Voltages

1. Adjustment:

The DC Voltages should be set with the line voltage at its normal value. If a regulator is not used then the DC Voltages should be changed by the percentage that the line voltage is off. For example, if the line is temporarily low by 3% then all the DC Voltages could be expected also to be 3% low when properly adjusted. However, if the line is observed to always be slightly low by a line voltage recording an adjustment could be made for the normal DC Voltages.

- 2. Meter Accuracy:
  - a. The Computer Panel Meter should be calibrated at least once a year against a standard meter of at least 0.5% accuracy. The Panel Meter should indicate within + 3%.
  - b. The Computer Panel Meter may be used for adjustment of the voltages or a portable meter which is calibrated every 30 days against the standard meter, at the exact voltage points to be used, may be employed. An Oscilloscope may be used to measure the ripple by using the peak-to-peak readings. Excessive ripple is usually an indication of lowering of the effective capacity of the filter units. It should be noted, however, that the surge protective relays must be closed to shunt out the surge resistors in the power supplies.

For Example: The -165V supply pulls in Relay 209 which shunts out R203, then Relay 210 pulls in to shunt out R201 and R202 so that C203 is now returned directly to Gnd.

#### 3. DC Voltage Levels and Ripple:

SUP	PLY 1	NOMINAL	MAX. RIPPLE R.M.S.	PEAK-TO-PEAK
a.	+150V	<u>+</u> 2 V	1.5 ₹	3.6 ₹
b.	+ 75V	<u>+</u> 2 V	0.35V	0.851
C.	- 15V	<u>+</u> 1 V	0.06V	0.15
d.	- 40V	<u>+</u> 1 V	0.07	0.17
e.	- 60V	<u>+</u> 2 ▼	0.9 V	2.2
f.	- 90V	<u>+</u> 2 <b>∀</b> ***	0.55▼	1.4 V
g.	-150V	<u>+</u> 2 ♥	0.8 V	2.0
h.	-165V	<u>+</u> 2 V*	0.08V	0.2 V
i.	-375V	<u>+</u> 10v	0.8 V	2.0
j.	-400V (25V Bias Supply)	<u>+2 V**</u>	0.3 V	0.73

- \* The -165 Volt level is given for a maximum number of storage bits set. The nominal with all storages cleared is -167 Volts for the Univac 60 and -169 Volts for the Univac 120.
- \*\* Note that the -400 Volt supply is measured with respect to the -375 Volts supply and not to ground.

\*\*\* The B2 and B5 levels should be + 2 volts within the -90 volt supply.

- AC Voltages
- 1. With nominal line voltage the heater voltages should be within the following limits:

a. All Chassis (at the chassis male contacts) 6.3V + 0.2V

b. All 6.3 volt tubes mounted in the frame 6.3V + 0.2V

c. All 6.3 volt rectifiers (measured at the socket) 6.3V + 0.2V

d. All 2.5V rectifiers & thyratrons (measured at the socket) 2.5V + 0.1V

#### Filament Supply

1. Measure at chassis clips unless otherwise specified.

a. ABC - Acc. 4A to 11A incl., 1M to 8M incl.

- b. DEF Acc. 1A to 3A incl., 9M to 11M incl., SB, CTL, ØF, CCT, RIG, MD, OCL-1 & OCL-2.
- c. GHI SS1 to SS10 incl., SCL, ZCL, DCL, DCR, TCR.
- d. KLM IO1 to IO10 incl., KB1 to KB4 incl., VAD, STL1 to STL6 incl.
- e. NO STL1 to STL6 incl., STA1 to STA6, (6AS7's) incl., VAD.
- f. PQ IO1 to IO10 incl.
- g. RS STL1 to STL6 incl.
- h. T-21 Rectifier Tubes (See Print 1940237) Measure at tube socket.
- i. T-28 -40V supply, select thyratrons (See Print 1940249) Measure at tube socket.
- 2. Suggested Check Points:

Filament	Trans.	Chassis	Clip Connection
ABC	T26A	5A	6-8, 8-10
DEF	T26B	3A	6-8, 8-10
GHI	T26C	SS4	45-47, 47-49
KLM	T26D	STL	40-42, 42-44
NO	T27	STL	36-38
PQ	T27	IO	12-14
RS	<b>T</b> 27	STL	2-4

Full Chip Pan Detector Operation Check

Card Jam Device Operation Check

#### Input-Output Recovery Circuit

The Input-Output Recovery Circuit may be checked by observing the operation of stage ICL in the ZCL chassis. Each and every operation of DEA operates stage ICL, which in turn generates the voltage to return the Input-Output lines to normal through the assigned diodes (left side of (2) CO9) in the individual IO chassis. This discharges all the gate grids to prevent any undesirable Alpha-Check indications while the Keyboard biases are changing. Check this on Cage Pin #7 of LL-3 of all IO Chassis.

Keyboard Bias Reset Circuit

This may be checked by observing the cathode of  $\emptyset$ LD (1 & 2) in the  $\emptyset$ F chassis. All keyboard bias lines are rapidly returned to normal by this circuit.

#### Storage Read Out Blocking Bias

This has been incorporated to prevent false Alpha-Check indications during the zeroizing of the selected storage. Its operation is controlled from stage EZ, CTL chassis, and may be observed on the cathode of stage SKBK, CCT chassis.

Storage Hold and Clear

Each Storage Clear Line of storages S1 through S12 shall be observed with Oscilloscope for proper operation as shown on Dwg. 1940409.

Zero Check Line

This is to be checked through cage pin "one" of stage  $\emptyset$ 9C in Zero Factor chassis. This is a grid point and should operate from approximately -25 Volts to slightly above zero. The operation may be checked as follows:

- 1. Select N1 as V1 of Step 1 plug for a one in Column 1A in the Accumulator.
- 2. Test counter set to pre-shift zero.
- 3. Observe the grid point, allowing shifting one position at a time until the digit reaches Column 11A. While the digit remains in Columns 1A through 10A, the grid should remain slightly above zero. When the digit reaches Column 11A, the grid voltage will change to -25 Volts.

Keyboard Bias Detector Circuit

This is to be checked by removing the element call line from a normal step and observing the stopping of the step on the CX pulse for the RIG cycle associated with that element registration.

Plugboard Mechanism Check

#### SEMI-ANNUAL (CONNECTIVE)

Inspection Time - 8 Hours

Relays

- 1. Relay contacts should be dusted whenever it is necessary to remove their dust covers or otherwise inspect them. For those which are covered, this should be done at least once every six months. Those which have no dust covers should be dusted at least every 60 days. The movable contacts of relays should never be adjusted: if this contact spring requires adjustment the relay is to be replaced.
- 2. The mercury plunger type relays in the power control section should be checked to see that the glass tube is at the correct height within the operating coil. This height is indicated by a mark on the tube.

Screw Type Terminals

All screw type terminals should be checked at least once every six months to

insure that they are mechanically tight. A loose terminal in a high current circuit can cause burning of the terminal block if allowed to continue.

Installation Test Board Operation

Every six (6) months each machine shall be checked with the installation test boards; this is to include Alpha-Check of Input-Output Section and "Service Boards" test as described in the Installation Procedure. The Step, Storage, and Branching Program should be run with simulated high and low line conditions (+8%). This requires one external jumper on the VAD chassis. (Lug #34 to Lug #3).

Switches and Lights Check

All switches, lights, etc. shall be tested for proper operation.

Spare Chassis Check

All spare chassis shall be checked on related programs of above.

VAD Chassis Setting Check

The Grid Level of the Thyratron #1 (Pin 1 of RC-46 high level \* adjustment) is set to -162 Volts. The grid level of Thyratron #2 (Pin 1 of RC-9 low level \* adjustment) is set according to the relation of +138+E, where E is the actual meter reading of the -150 volt supply. If the -150 volts supply is normal, then the voltage level would be -12 Volts. The operation of this chassis for voltage fluctuations is checked by blocking the -150 lug to the VAD chassis and supplying an external DC voltage of -150 Volts to the chassis. This voltage is then varied from -162 to -138. At both the high and low voltage variations, the relay operated from stage OTP will de-energize and open the B+ (+150) to the Punching Sensing Unit, Reproduce transfer relay and light the Voltage Indicator Light on the Control Panel of the Punching-Sensing Unit. Blocking of the -150V lug may be done by removing the chassis and inserting a strip of paper around the chassis lug and reinserting the chassis. When the voltage is returned to normal the relay is reset by operating the Clear-Punch Switch or ground lug #19 on the VAD Chassis.

\* If a regulator or a Variac is not available at the installation, two 6 Volt lantern batteries may be connected in series aiding to obtain -162 Volts or in series bucking to obtain -138 Volts.

#### GENERAL INSPECTION

#### Chassis Contacts

When Chassis are removed and any dust is present, the Chassis Contacts and the frame contacts should be dusted with a typewriter cleaning brush to remove any dust that might interfere with contact when the Chassis is reinserted. If the environment should cause any greasy film to accumulate, this should be removed with a cloth saturated with perchlorethylene. Never use an abrasive material on the contacts. The black discoloration which forms on silver is a good conductor; therefore, it is not necessary that the material be bright. Both the chassis and frame contacts should be checked for distortion in a direction which would cause either light pressure or misalignment when the Chassis is inserted.

Disconnect Contacts (only when disconnects need to be opened)

All disconnect contacts should be inspected visually for distortion prior to closing the block, and as the block is closed a light should be used to insure that a small misalignment does not cause the contact blade to fall outside the contact springs.

#### Wiring

During the course of trouble shooting at all times the serviceman should be on the lookout for possible trouble due to wires under tension which might cause failure due to pull-out of the wire from the pressure type connector, or chafing through the insulation to ground against the frame. If necessary these wires can be tied back or taped with "Scotch Electrical" tape to relieve this condition.

#### Cage Components

Whenever a cage must be handled a visual inspection should be made for mechanical shorts or for spacings which are so close that a metallic dust particle could cause a short. This is especially true of the STB-1 cages because of the large number of components contained and of the construction of the small diodes used. Excessive bending of these diodes leads should be avoided since the diode will fracture. A slight spacing is sufficient if a few drops of glyptol are placed into the spaces.

Chassis Internal Wiring

If a trouble appears and disappears when a cage or tube is moved the Chassis should be opened and visually inspected for unsoldered or poorly soldered connections, broken wires, broken resistors, or shorting of wires.

Punch Actuators

Actuators should be kept free of dust by keeping the punch covers on at all times except when actual service of the tower is required. Adjustment of actuators should never be made in the field since special test equipment is necessary for this purpose.

Cooling System

The Univac 60-120 Computer Cooling Systems require that the covers of the computing unit be kept in place at all times except when actual service is taking place. These covers are an integral part of the cooling system.

#### Fan Motors

The fan motor bearings are life-time grease packed and should not require attention. After a days run, however, the motor housings and bearing ends should be checked for excessive heating by placing the hand on each motor.

#### Marginal Operation

1. At normal voltages

A measure of the operating condition of the computer may be obtained by plugging any program that uses a reasonable part of the capabilities of the machine, so that instead of branching to "Trip" the computer will continue to calculate by branching back to the first step. If this is done with the "Restart" not plugged, then the computer should cycle itself for a period of from at least ten minutes up to eight hours or more. A line transient may cause the computer to stop, how ever, even though no marginal condition exists. The point of stopping each time should be recorded from the Program Test Panel in order to pin point the common trouble point if possible.

2. At high or low line voltage

If no common trouble point can be arrived at, then a slight lowering or raising of the line voltage by means of the voltage regulator will sometimes help to make the trouble appear frequently enough to be located with the scope. Should the change in line voltage fail to make a noticeable difference in the frequency of hangups, then the voltage should be returned to normal.

#### PREVENTIVE MAINTENANCE STICKER

PHASE		DATE			RTM
Collective Corrective Connective				• • •	
D. C. Supply D. C. Actual	+150	*75	-15	-40	-60
D. C. Supply D. C. Actual	-90	-150	-165	-375	-400
Filament A. C. Actual	ABC 6.3	DEF 6.3	GHI 6.3	<b>ЈК</b> 6-3	LM 6.3
Filament A. C. Actual	NO 6.3	PQ 6.3	RS 6.3	T-21	T-28
REMARKS:					
Service Tech	nician_				

This sticker is to be mounted on the Power Control frame to the left of the meter panel.

The sticker is to be replaced after each collective or bi-weekly inspection. The date and RTM (running time meter) values should be recorded at each inspection.

The voltage values required should be measured at the Power Supply on TB 110 except -165 volts and -40 volts which can be measured at the STL chassis. The Filament voltages are to be measured at the chassis clips except those so designated to be measured at the tube sockets.

Any variation over + 2 volts between the 90 volt readings and the B2 or B5 voltage readings should be so noted under remarks.

The sticker is to be signed by the technician performing the inspection.

#### TEST PROGRAM

This test program is designed to check the fundamental circuits of the computer.

All storage digits as well as minus indication are checked. The various processes are checked. All decimals are checked.

The following is the sequence of the program.

- 1. The V1 of step 1 is N1 (all Relays de-energized).
- 2. Branch of step 20 fires Select I Thyratron and energizes Relay 1.
- 3. The V1 of step 1 is N2 (Relay 1 energized).
- 4. Branch of step 20 fires Select II Thyratron and energizes Relay 3. (Relay 1 de-energized).
- 5. The V1 of step 1 is N3 (Relay 3 energized).
- 6. Branch of step 20 fires Select III Thyratron and energizes Relays 5 and 2. (Relay 3 de-energized).
- 7. The V1 of step 1 is N4 (Relay 3 energized).
- 8. Branch of step 20 fires Select I Thyratron and energizes Relay 9. (Relay 2 energized).
- 9. Start to Select step IV (Relay 9 energized).
- 10. Select IV Thyratron energizes Relay 7. (Relays 5, 2 & 9 are de-energized).
- 11. The V1 of Step 1 is N5 (Relay 7 energized).
- 12. Branch of step 20 goes to trip and problem is ready to repeat. (Trip deenergizes Relay 7).

This program can also be used to check the punching circuitry. A suggested method would be as follows.

- 1. The + and branch of step 12 should be wired to COM 1-2 (present + branch of step 20).
- 2. Plug all storages for Set 1.
- 3. Plug storages S1 through S9 on the plugboard to columns 1-90.
- 4. Plug storage S10 and 8 columns of storage S11 to the zero positions of columns 1-90.
- 5. Plug Clear to Trip instead of Start.
- 6. Plug S 7-2 to Set I instead of Trip.
- 7. Use blank cards.

8. Five cards must be fed for every tower set up actuator to be operated.

· 영화법에 가 공장되는 것 같은 것 같은 것을 하는 것을 많이 했다.

"你就是你们,<sup>你</sup>们就会了你就能吃了。"

15

NOTE: In a Univac 60 it would require replugging the punch plugboard in order to check all tower actuators. The branch of step 6 would be plugged to COM 1-2.

an in a subsection of the section of

- 1. Relay Contacts
  - A. COM 3-1
    - (1) This refers to the fact that this position is wired on line 3-1 under the common position.
  - B. NS 5-2
    - (1) This refers to the fact that this position is wired on line 5-2 under the non-select position.
  - C. S 1-3
    - (1) This refers to the fact that this position is wired on line 1-3 under the select position.
- 2. Relays
  - A. P.U. Ry 9
    - (1) This refers to the fact that this position is wired to the pick up of Relay 9.
- 3. Select Step
  - A. SEL. III
    - (1) This refers to the fact that this position is wired to the "IN" hub of the Select Step III.
  - B. P. S. III THY.
    - (1) This refers to the fact that this position is wired to the PROG. SEL. III bus on the plugboard. This bus represents the plate of the Select III Thyratron which is fired during a Select III Step.

έ.

#### SELECTOR CHART NO.:

# UNIVAC 60 & 120

# Remington Rand

APPL	ICAT	ION:	ART I	NU.:											PUI	NCł	HED	-C#	RD	E	LEC	TR	ONI	Č C	OM	IPU	TEF	۶s							T/	ABU	JLA	TIN	GN	ACI	IIN	ES		
	CONST		FACT	0851	INC		TF	DECI	MA1	100	110	N N	FGAT			EN	TS	VAL	16 1		SIPF		CUMU		P (0)							7	ACCUMULATOR INPUTS							s	_			
	CARD	FACT	ORS		CON	TRO	TE L AT	TRAN	SFER	R LIN SFER	NE (	FIEL E. I	D.FI NDIC	. Fa	CARE	TC: D C0	CON	ROL	. C ACC	I. C	2. E ATOR	TC.)	DEC UTS C	IMAL ON R	LOCA GHT.	ATIO	N. N	EGAT	IVE				IND	ICAT DTTO	E:	INE	• c	ARD	COL	UMNS				
EL EM DESIG	70	NEG	. CO	TRF L	ec oc	10	0	ACC	CUMU	LAT	OR O	COLU	MNS	2	<b>1</b>	E D	ELEM. ESIG	то	NE	6.00	DNT.	DEC	10	6	ACC		ATE	5 0		45 2 T	21	-	SYM.	10	Τ.			MUL /	ATED	5 COL		s	<del>.</del> T	-
N1				1	zt		3	Ê				4		2			N 19	$\vdash$		10	<sup>5</sup> LINE		10	3	•	÷	-	5	-+	-	-	-	-		-		<u>}</u>	+		5	+		+	-
N2				-f	21	+	3	2	1	,		5	2		9	łF	N20			+							-			+	+	-			_		_		-		$\downarrow$	_	$\downarrow$	_
N3				Ť	21	5	7	9	2	2	5	7	a a	2	2		N21			$\uparrow$									-		1	-	A2	F.	+	+	+	+	-		-	+	+	
N4			_	ŀ	8	7	9	1	3	5	7	9	1	3	5	İ	N22			1											T		A3	F	-		+	+	-	-	-	-	+	_
N5				1	6	9	1	3	5	7	9	1	3	5	7	Ī	N23																-	E			$\pm$	+	$\pm$		$\pm$	$\pm$	$\pm$	_
N6					6	0	0	0	0	0	0	0	0	0	0		N24															_	A4			_		_			-	_	$\downarrow$	
N7					4	_	_			4	4	4_	4				N25			-	1		<b>_</b>				_		_	$\downarrow$		_	А5	F	+	+	+	+		-	+	+	+	
N8				-ľ	5	_				2.	2	_	<u> </u>				N26			_	4		┃				_			_	+		A6	F	F	+	1	1	+	-	+	+	+	_
N9			-	-K	5	_			3	3.	3	3	-			$\left\{ \right\}$	N27	-		-					-			_			-		-	┝	-	+-	+	+	+		+	+	+	
NIU				-6	3	-+					3	3	8	8		$\left\{ \right\}$	N20	$\left  \right $	-	+	+-	-		$\vdash$		-	-	<del>.</del> .	+	+	+	-	A7	F	ļ		1.				1	_		_
N 19				-6	4	-+		1	1	1	1	-	$\frac{1}{2}$		-	$\left\{ \right\}$	N30		-	+	+	-	╂	$\left  - \right $		-	-+		-+	+	+	-	A8	-	╈	╈	+	╋	+	-+	+	+	+	
N13				-k	2	+	-		6	3	3	3	3	<b>!</b>			N31		-	+	-		╂						-+	+		-	A9	-	-	+	+	+	-	-	+	+	+	
N14	-			B	3	-		-D	9	9	8	3	2	6	3		N32			┢	1		1			-	-			+	+	-		+		╋	┿	+	+	-	+	+	+	_
N15				P	Ż	1		.1	0	0	2	3	9	9		11	N33			1	-										1	1	A10		Ι								Ι	
N 16				10	5	2.	1	5		Ľ		Ľ	Ľ	Ľ		][	N34																A11	F	+	╀	+	Ŧ	Ŧ	Ŧ	Ŧ	Ŧ	Ŧ	_
N17				X	<u>o</u>	ıŢ	5									1	N35								$\square$	1	$\square$				T		.10	Ē	1	+	$\pm$	+	$\pm$	+	$\pm$	+	+	-
N 18	Ш	L	Ŀ	¥	1				L	L	<u> </u>	L	L	1	0	Ш	N 36	Ļ	Ļ	Ļ	Ļ	Ļ	<u> </u>	Ļ	ĻΙ										1	1			1					_
FROM	COL	UMN	ГТ		Π	Т	Т	Т	Π	Т	Т	Т	Π	Т	Π	Π	Т	h	Ť	Ť	ŤΤ	Ť	Ť	ГТ	1	Π	Т	Т	$\mathbf{T}$	Т		Τ	TT	Τ	Π	T	Т	T	Т	П	Т		П	-
TO C	OL 've	IN				_	1			_	_									_							1			_				L	П	_	_			$\square$	T		П	_
CONT	ROL				Ш			1				1				Ц	Ļ	Ļ		Ļ	Ц	<u>_</u>	<u> </u>	Ļ		Ц					ŀ			1					1	LL,	1		Ц	-
	SY	MBOL	s: 5	ELECT	OR .		. 11	- 1.	тı.	2. 7	1.3	. ті	-4.	T2,	ETC.	3 E		SEL	ECT			1 K		Ŭ	VALU			. v	1		E		NTS.	1	N1.	N2.	N3.	ET	c.					
			N	ON SE	LECT	:	. UL . N.	S.										PRO	OCE S	s :	PF	; - 			RESU			R	ES.	r	P	ROGR	AM SELE	C TO	R .		P.5	5.1.	P.S	.2.	ETC.			
TGR	LIN	POIN	BIZI	TE DE		CON			SELE	ст	· .				ION			NO	N- 58	ELEC	T		TOR	LIN	R E PO	51 TI DICA	ON AP	ND CO	CONT		SI	LEC.	T			COMN	NON			NO	N- 5	ELEC	T	
11-1												+					+					-	1-1									N2_		+-	<u>V1</u>	S	tep	ļ			00	13-	<u>.</u>	_
11.3							$\vdash$					+					+						1.3			NS	Ry	2			CO	M 3	-3	+	Br P.U	. i	<u>Ste</u> Ry	1			COL	1_3-	2	-
11.4		-										-	_										1-4	_	+	cc		1~2	<b>.</b>		_	cteress							-					_
12		+-	-/,				╞─					┿	-				+					┥┝	2 3.1	-	+	P	<u>.</u>	3 TH	<u>IY</u> .	<u> </u>	<b>.</b> Ш.	Ry N2	9	+	P.S		$\frac{1}{7}$	HY.	╡	F	CON	Ry	4	-
13-2																							3-2			<b>D</b> (		• m			Se	1.	IIIIN		NS	1	-2				CON	<u>(5</u> -	.2	_
13-3												-					4-					┥╽	3.3			۲.۵ S	3-2 3-2	2 11 <b>4</b>	ir.					-	S	1-	-3		-		CON	15-	.3	_
14		┿	_				+	_				┿					+-						4		+-					-	P.U	<u>. R</u>	<u>y 3</u>	╞	CU	<u>M :</u>	2-3		-					-
15-1		1					E					1				,	T						5-1	-	1							N4		t	NS	3-	-1				CON	17-	1	-
15-2							$\vdash$					+					<u> </u>					┥┠	5-2			P.S	3. 3	3 TI	HY.		Se	1.		N	<u>NS</u>	3.	-2 CON	v 3	_4		CON	17-	2	
15-4																							5-4			\$	5 -	4			P.U	. R	<b>y</b> 5		CO	M	7-3	3				*L_	<u></u>	
16												+					_		202.00				6		-														4					-
17-1							$\vdash$					+					+					+	7-1								 Т	N5 RTP		1.	<u>NS</u>	5.	<u>-1</u> -2		+		Se	1 <u>1</u>	1	Ā
17-3												1										11	7-3			P.8	5. 4	1 TI	HY.		±			ns	s 5.	-3	çoi 5_4	m 9	-2	S	EL.	HO	LD	
17-4	-	+	-						-	-		-				į.							7.4	_	-									1					-+					-
18		+					╞					┿				-	+-						8 9-1		+-	-	-				Se	. I	V IN	+	ST	ART			+		St	ер	1	=
19-2													•							/	2		9-2			SEI	. 6		2	1	P.U	Ry	r 9		CO	M 7	-3	·						_
19-3							$\vdash$					+					+					+	9.3 9.4			~ 111		- 3 (	-					+					+					
31-1		+					t					1				_	1	_					21-1	-	+		5							t										=
31-2							F					F		7			-						21-2		1					_				Ļ										-
31-3		1					$\vdash$					+					+-						21-3							<u>ا</u>				+					+					-
32		1					L					1					t						22		1									L										÷
33-1		T					F					Ŧ					Ŧ					-11	23.1		T					F				F					7					_
33-2							$\vdash$					+					+						23-2 23-3							Ŀ				+										
33-4												T											23-4	<u> </u>	-		-							L										
34	L	+				-	-					+				-	+					4	24		+			20037						+-					_	-		212/22		-
35-2							$\vdash$					+					+					+	دی۔ ا 25-2							$\vdash$				+-					$\rightarrow$					
35-3												1					1						25.3											1										
35-4		+					┝	-				╉					+-	-					25-4	-	┿	-						-		╋	_		-		-				-	
37-1	1	+	_				t					+					<u>+</u>					1	27-1		+		-			-				+					+				-	
37.2												1					T					]	27-2																-					_
37.3							$\vdash$					+					+						27.3 27.4							┝─				+					+					-
38	E	1					t					1					Ŧ					<u> </u>	28	E	1									1									-	
39-1	Γ	T					F					T					Г					]	29-1	Γ	Т									T					1					-
39-2							$\vdash$					+					+			- -		+	29-2											+					-+					-
39.4	1						F					+					+						29-4	1.										$\mathbf{t}$										
51-1370		RBH	12456				- A									******						- 1	•	•						•														-

PROGRAM CHART NO. APPLICATION:

#### UNIVAC 60 & 120

Remington Rand

	PPL	I CAT I ON:					PUNCH	ED-C/	ARD	ELECTRONIC COMPUTE	RS						T/	BULA	TINC	<u>3 M</u>	ACHI	NES	
÷.,					· .			_															
SYM	8 I G M	CARD NO.	CARD FIELD TITL	E OR CO	NSTAN	NT VALUE	SYM SIGN CARD NO.	SYN	1 51GH	CARD NO.	(	CARD	FIE	LD TIT	LE O	R CO	NSTAN	TVAL	UE				
N1			13579	135	<u>79</u> 91	•	N13			66.66	······	N25	5	-									
N3	-		57913	579	13	•	N15			.1002399		N27	7										
N4	-		79135	791	35	•	N16			2.15		N28	3		-								
N5			91357	913	57	•	N17	·····		.15		N25	; ;							,			
N7			44.44				N19			<b>. .</b> 0		N31											
NB			2.2				N20		·			N32	2										
N 10	-		33.88				N21					N34											
N1			1111.				N23					N35	5										
N12		0556010	3333.				N24				,	NB											
STEP	CARD	DESCRIP	VALUE 1		PRO-	<u> </u>	VALUE 2	· · · · ·		RESULT			51 5	2 51	54	55	56	57 58	59	510	S11 S	12 NE	XT STEP
NO.	N 0.	D	ESCRIPTION	SIGN SYM	CESS	DES	CRIPTION	5168	5 Y M	DESCRIPTION	SIGN	SYN			+	$\left  \right $	-		+	+	$\vdash$	+-	- +
2		S1	1-1		+++++++++++++++++++++++++++++++++++++++	<u>N6</u> N6	ZERO			SI STOR. & IO CHECK S2 STOR. & IO CHECK						$\left  \right $			-		$\vdash$		$\frac{2}{3}$ 3
3		\$2			+	N6	ZERO			S3 STOR. & IO CHECK									1	$\square$			4 4
4		<b>S</b> 3			+	N6	ZERO			S4 STOR. & IO CHECK													5 5
5		<b>S</b> 4			+	N6	ZERO			S5 STOR. & IO CHECK									$\perp$		ЦĹ		5 6
6		S5			+	N6	ZERO			S6 STOR. & IO CHECK									+	╞	$\left  \right $		7 7
17	-	S6	n Aligo (f.) filosofie 11 - Aligo (f.) 11 - Aligo (f.)		+	N6	ZERO		<del>(</del>	S7 STOR. & IO CHECK	┞┼	+				$\left  \right $			+	╉╌┥	┟╴┼		3 8
0		<u>\$7</u>			+	N6	ZERO		l.	S8 STOR. & IO CHECK	┞╌╂				+ -	┼╌┨			+	$\left\{ - \right\}$			2 9
10		58	<u></u>			N6	ZERO		-	STOR. & TO CHECK	+		<u></u>						+	+	$\vdash$	-	<u>, 10</u> , 11
11	1	\$10			+	N6	ZERO			S11 STOR. & TO CHECK	$\uparrow \uparrow$	+				$\uparrow \uparrow$			+		$\square$		2 12
12		<u>S1</u> 1			+	N6	ZERO		L	S12 STOR. & IO CHECK									T			1	3 13
13		N11	1111.		-	N12	3333.			S1 COMPLEMENTIZE						$\Box$						14	1
14	1	N9	-33.33		x	N10	33.88		ļ	S2 MULT. IN NOTES		_		_							<b> </b>	19	;
15		N7	44.44		÷	N8	2.2			S3 DIV. IN NOTES	$\left  \right $		-		-		-	-	+		⊢∔-		16
10		N8	2.2		÷	N6	ZERO		10	<u>S4</u> N ÷ O	++				-	$\left  \right $			+	$\left  \right $	┢╌╋		17
18		N6	2ER0		÷	NO NO NO NO NO NO NO NO NO NO NO NO NO N	2ER0			$S5 0 \div 0$					-				+				18
19		N18	1.0		+	N15	.15			S5 TO ZERO CHECK									+				20
20		N13	66.66		-	N16	2.15			S4 DECIMAL TEST									1				COM 1-2
21									1.														
22									1			_									$\vdash$	_	_
23		FOR A	A UNIVAC 60 OM	UT STE	PS	7 THRU 12	2 INCLUSIVE.				$\left  \right $	-					-	<u></u>	-		⊢∔		
25									1			-							+	+		+	-
26		FOR	INTVAC WITH		NE B	B CHASSIS	OMTT STEPS	18	19	& 20 THE FOLLOWING									+				
27		DECIN	MALS WOULD BE	LEFT U	осні	CKED 2/1,	, 8/7, 9/8,	10/9	æ	11/10.				+	1				1.0				
28																							
29			And the second second second second second second second second second second second second second second second						-													-	
30		PLUG	FOR PROGRAM F	CEPEAT,	BLO	CK CLIP #	18 OF SCL C	HASSI	5 A	ID PROGRAM WILL				-	1		-	_	+			_	
31	1	CONT	INUOUSLY RECYC	LE WHE	N TH	E PUNCH N	MOTOR IS TUR	NEDC	FF.						-				1 2			_	-
33									•		$\left  \cdot \right $	$\neg$		-	+	┼╌┤			+-	+		+	
34												1	+	+	+		-1						
35																			T				
36																							
37															1.							1	
38					-							-				$\left  \right $		-	+		-+-		
40												+							-		<u>i</u>		
SYN			CARD	FIELD	τίτι	. Ε	c	NEG.	10 T	OUTPUT PUNCHING		DEC S	ETSE	TCLEA	1 5 Y M	E E	NOM	то	T	REP	RODUC	E CON	TROLS
s 1											]	ı/d		X	s 1	ST	ART	COM	41			COL.	POS.
s2												ı/q		X	s2	SE	r t	7-1 9FT /	,	REP	+		
53								+		╉╋╋		ı∕q		X	s3	SE	r 2	CLEAT		SK I	P		
54	+				111 2011			+				1/q	+	X	54	so	RT 1	SET		SET	D		
56	-				<u>- 1</u>	en de la companya de la companya de la companya de la companya de la companya de la companya de la companya de Esta de la companya de la companya de la companya de la companya de la companya de la companya de la companya de						1/1		+ X	55 56	SO	RT 2	SET		SEC REP			
s7	1		<del>an an an an an an an an an an an an an a</del>	<u>an an taon</u> An an an						╅╅╅		ŕy i∕d	1	x	s7	CLI	EAR	STAR			c	)÷0	N ÷ 0
<b>s</b> 8												i/d		x	<b>s</b> 8	Ρ.9	s. I	SET :		STO	P		
<b>s9</b>											]	ı/q		x	s9	Ρ.	5.11	SORT		SOR	т. <u> </u>		
510				· ·					Τ		]	1/d		x	s10	P.5	s. 111	SORT	2		RE	START	
\$11												ı∕q	_	x	s11	P. 9	5. IV	STEP	4	STE	P		
s12	1										]]	ı∕q		X	s12					PRO	GRAM		X





















# CONSTANT VOLTAGE TRANSFORMER C.V.T.





315 FOURTH AVENUE

NEW YORK, N.Y.
## FOREWORD

We have standardized on the use of the Sola Constant Voltage Transformer Regulator for Univac 60 & 120 Computers. The complete specifications and installation instructions for this C.V.T. Regulator are explained in the following pages.

These instructions have been prepared in sections as follows:

Section A - Description & Specifications Section B - Service Technician Instructions Section C - Electrical Contractor Instructions Section D - C.V.T. Service Information Section E - Changes Necessary when Removing C.V.T.

## ELECTRONIC COMPUTER UNIVAC 60 & 120

# CONSTANT VOLTAGE TRANSFORMER

# CONTENTS

Page

# Foreword

Plate Drawing Index

DESCRIPTION & SPECIFICATIONS.	Al - A2
When Used	Al
Electrical Circuits.	Al
Where Located.	A2
Adapters "A" & "B".	A2
SERVICE TECHNICIAN INSTRUCTIONS. Changes - Sensing-Punching Unit. Service Entrance Box. Power Distribution Box. Operating Panel Terminal Board TBl0. Changes - Electronic Calculator Unit. Power Control Chassis Fuse Panel. Adapter "A". Adapter "B". Bottom Rear Cover. Parts Ordering.	B1 - B4 B1 E1 B2 B3 B3 B3 B3 B4 B4 B4 B4
ELECTRICAL CONTRACTOR INSTRUCTIONS	C1
C.V.T. Specifications	C1
SOLA C.V.T. SERVICE INFORMATION.   Safety Notice.   No Routine Maintenance Necessary.   Check List of Factors Effecting Performance.   Probable Trouble.   Capacitor Short Test.   Capacitor Open Test.   Damaged Transformer Winding.   Output Voltage Too High.   Output Voltage Too Low.   No Output Voltage.   Guarantee.   List of Sola Electric Co. Representatives.	D1 - D3 D1 D1 D1 D1 D1 D1 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2 D2
CHANGES NECESSARY WHEN REMOVING C.V.T.	E1 - E2
General.	E1
Electronic Calculating Unit.	E1
Sensing-Punching Unit.	E1
Power Distribution Box.	E1
Service Entrance Box.	E1
Printed In U. S. A.	E2

# PLATE DRAWING INDEX

FIGURE TITLE	FIG.	PLATE
C.V.T. Assembly Service Entrance Box Installation	1 2	<b>1</b> 1
Left Rear Base Casting Wiring - Sensing-Punching Unit	3 4	2 2
Service Entrance Box & Power Distribution Box	5	∕3.
Operating Panel Terminal Board Power Control Chassis	6 7	4 4
Adapter "A" Installation Adapter "B" Installation	8 9	5 5
Calculator Crank-Up Schematic with Adapter "A" Included	10	6
Power Supply-Minus Supply Schematic with Adapters "A" & "B" Included	11	7
Wiring - Power Control In Computer	12	8
Punch-Rear Cover Modification	13	9
C.V.T. Wiring - All Systems	14	10
C.V.T. Top View C.V.T. Front View	15 16	11 11
C.V.T. Installation Specifications	17	12
Power Distribution Box - Single Phase Connections After C.V.T. has been Removed Power Distribution Box - Three Phase Connections	18	13
After C.V.T. has been Removed	19	13

Description & Specifications for the ELECTRONIC COMPUTERS UNIVAC 60&120 CONSTANT VOLTAGE TRANSFORMER

SECTION A

Remington Rand SPERRY RAND CORPORATION

315 FOURTH AVENUE

NEW YORK, N. Y.

#### DESCRIPTION and SPECIFICATIONS

When the C.V.T. is installed, it is necessary to change the Computer Power Distribution Wiring and to install two adapters in the Computer section. These changes will be made by the Service Technician. The actual C.V.T. installation must be made by a local Electrical Contractor. The C.V.T. is connected to conform with the customer Power System specifications.

## When Used:

Constant Voltage Transformers are used with Univac 60 or 120 when power input varies more than plus or minus five percent and not more than plus or minus fifteen percent of one of the listed nominal voltages; 208, 220 or 230 volts. In addition to the listed nominals, these CV Transformers may be used on nominal input voltages of 240 and 250 volts. The maximum plus tolerance voltage input is 276 volts for either of these nominals. When the 220 volt tap is employed as being closest to nominal, the lower limit of regulation is 187 volts. If the 208 volt tap is used, then the lower limit is 177 volts.

In any event, the excursions for the power line, whether steady, semi-steady, varying or transient in nature, when added together must not exceed the aformentioned limits. In the event a system varies more than 15% from nominal, additional means of regulation must be employed.

The steady and semi-steady excursions of the power line can be measured and recorded by commercial line voltage recorders of the disk type. The varying condition can be measured by roll type recorders of medium-speed paper feed. The transients can be recorded only on a fast paper feed "Brush", or equivalent, High Speed Pen Recorder. If the transients are frequent enough, they may be observed and measured on an Oscilloscope.

### Electrical Circuits:

The Constant Voltage Transformer is designed for operation on a single or three phase system, referred to in "Specifications Manual" as Systems I, II, III, IV and V. It is not designed for 50 cycle operation, although it can be used as in System VI if on 60 cycles.

The C.V.T. construction is in the form of three separate single phase transformers of the resonant winding type. The primaries are for 220, 230, 240 volts on the full winding, with a tap for 208 volts operation. These primaries are connected the same as the Computer would be connected on these systems. The secondaries are connected individually to the Service Entrance Box in the right rear base of the Sensing-Punching Section. They are interconnected in the Computer Power Distribution Box as a Wye Connection with 220 volts from neutral to line. Neutral is grounded to frame ground.

Provision has been made for the C.V.T. section to be energized by a Magnetic Contactor, size 2, having a 230 volt AC coil. One side of the coil circuit is closed to the line by the Circuit Breaker on the front of the Sensing-Punching Section. This allows simple automatic control in normal machine operation sequence. Of course, the C.V.T. may be energized by a wall switch if desired for special reasons. In either case, it is necessary to push the "Start" Button on the Calculating section before the Computer is energized.

#### Where Located:

The C.V.T. section should be located as close to the Computer as it is practical. This will insure minimum installation cost. The working area of four feet around the Computer should not be infringed upon by this Section.

Generally speaking, the C.V.T. section should be located outside of air-conditioned spaces, and in close proximity to a window, exhaust fan, or air shaft. It may be mounted on the floor above or below that on which the Computer is located. Since the conditions change with each installation, it is necessary for the electrical wiring installation to be made by a local Electrical Contractor.

### Adapters "A" & "B":-Figs. #10 & #11

Application -- All installations of the Univac 60 or 120 which have Constant Voltage Transformer Regulation for the power line will require modification of the Calculating Section.

This modification is made by the addition of two small chassis identified as Adapter "A", which mounts in the Power Control Section; and Adapter "B", which mounts in the Power Supply Section.

These Adapters are required to prevent alternating current control relays from opening during partial collapse of the Constant Voltage Transformer output voltage. This occurs when certain transformers are energized during the first few cycles of alternating current. Their function is to change the alternating current to direct current so that it may be stored for a short time, or until the voltage comes back to normal.

The control relays affected and operated by Adapter "A" are K201 (Start); K208 (-165V Surge Limit); and K215, which has been added as a filament checking relay on the "C" phase filament line. Adapter "B" operates K119 (-375V Surge Limit). These relays are now operating on approximately 80 volts direct current and have a drop out time of 125 milliseconds.

Service Technician Instructions for the ELECTRONIC COMPUTER UNIVAC 60&120 CONSTANT VOLTAGE TRANSFORMER

SECTION B

Remington Rand DIVISION OF SPERRY RAND CORPORATION -

315 FOURTH AVENUE NEW YORK, N. Y.

#### SERVICE TECHNICIAN INSTRUCTIONS

Changes - Sensing-Punching Unit:

- A. Service Entrance Box:
- () Check each step when completed:
- () 1. Remove Card Receiver Assembly.
- () 2. Remove 4 Conductor Service Entrance Cable and Bracket. Fasten connectors to Service Cable Leads and retain cable with machine for future use.
- () 3. Remove Service Entrance Box.
- () 4. Disconnect Conduit and Straight Conduit Fitting from Service Entrance Box. Remove Straight Conduit Fitting from Conduit. Install new 90° angle Conduit Fitting #1660172 on this Conduit.
- () 5. Drill and tap 4 new holes as shown on Fig. #3 using a #22 Drill and 10-30 tap.
- () 6. Install new Service Entrance Box #1200587 (hinge to the right) with screws #5518 and Washer #MX6690. Install Buchanan Connector Block #1660407 with Screws #5127 and Washer #MX6690 as shown in Fig. #2. (Use washers or spacers on top fastenings to prevent breakage of Connector Block as screws are tightened. Connector Block is fragile.)
- () 7. Install existing Conduit Cable (from Circuit Breaker) in center right side of Service Entrance Box as shown in Fig. #2.
- () 8. Install new flexible Conduit #1660406 with 6 wires, in lower right side of Service Entrance Box as shown in Fig. #2.

NOTE: Use 6 black wires from Bundle #1701050, wires EZ coded #3 and #4, 46" length, #5 and #6, 44" length; and #7 and #8, 42" length.

- () 9. Connect the wires to Buchanan Connector Block as shown in Fig. #4 and #5. Make new ground connection with 8" length of #10 wire from Bundle #1701050 from Buchanan Connector Terminal #1 to Service Entrance Box Mounting Screw.
- () 10. Remove old ground connection from TB14-1 in back of Punch Circuit Breaker.
- () 11. Install 90<sup>0</sup> angle Conduit Fitting #1660403 at lower left of Service Entrance Box as shown in Fig. #2. (This fitting will receive wires from C.V.T.).
- B. Power Distribution Box Figs. #4 and #5
- () 1. On TB23 and TB24 make changes as in a or b to c below.
  - a. If machine was connected as 3 Phase Load, then remove all 3 jumpers from TB24. Move wire EZ coded #2, at TB24-8, coming from Punch Circuit Breaker to TB24-2.
  - b. If machine was connected as a Single Phase Load, then remove 2 jumpers; one from A2 to B2 and one from B2 to C2.

c. Connect these jumpers as follows: Connect from Al to Bl. Connect from Bl to Cl.

<u>NOTE:</u> Extra jumper wires must be retained with machine for future use.

- () 2. Disconnect wire on TB24-3 coming from Fuse F5 and connect to TB24-1.
- () 3. Disconnect wire on TB24-4 coming from Fuse F6 and connect to TB24-2.
- () 4. Disconnect wire (EZ code 1) from TB24-1 (top) and connect to TB23-4 (top).
- () () Disconnect wire (EZ code 1) from TB24-1 (bottom) and connect to TB23-4 (bottom).
- () 6. Disconnect wire (EZ code 5) from TB24-4 or TB24-5 and connect to TB24-2.
- () 7. Disconnect wire (EZ code 6) from TB24-6 and connect to TB24-1.
- () 8. Remove #14 brown wire (EZ code TB10-5) from side terminal of Fuse F5 and connect to TB24-5. Change wire EZ coding to read TB10-1.
- () 9. Remove and tape #14 orange wire (EZ code TB10-3) from TB23-2. Connect a new wire (from Bundle #1701050) size #14, 10-1/2" length, from Fuse F5 side terminal to TB23-2. Remove metal jumper between TB23-2 and TB23-3.
- () 10. Connect a new wire (from Bundle #1701050) size #14, 9-1/2" length, from TB24-6 to TB23-3.
- () 11. Connect a new wire (from Bundle #1701050) size #14,  $9-1/2^{n}$  length, from TB24-7 to TB23-4.
- () 12. Connect a new flexible Conduit (previously installed in Service Entrance Box) with a 90<sup>°</sup> angle Conduit Fitting #1660172 to lower right side of Power Distribution Box, as shown in Fig. #5.
- () 13. Connect the 6 wires (EZ coded #3, #4, #5, #6, #7 and #8) to corresponding numbered terminals on TB24.
- C. Operating Panel Terminal Board TB10 Figs. #4 and #6
- () 1. At TB10-3 disconnect and tape #14 orange wire (EZ coded TB23-2).
- () 2. At TB10-4 disconnect #14 white wire (EZ coded F6-2) and connect to TB10-3.
- () 3. At TB10-1 disconnect #14 black wire (EZ coded F3-2) and connect to TB10-4.
- () 4. At TB10-5 disconnect #14 brown wire (EZ coded F5-2) and connect to TB10-1. (The destination of the other end of this wire is also being changed, therefore, the EZ code should now be changed to read TB24-5).
- () 5. At TB10-7 disconnect #14 brown wire (EZ coded TB23-1) and connect to TB10-5.
  - NOTE: Punch Power Supply is now fused separately from motor. This allows the Punch Power Supply to be operated with the Motor "Off" by pulling out the Motor Fuse.

#### Changes - Electronic Calculator Unit:

- A. Power Control Chassis Fuse Panel Figs. #7 and #12
- () 1. Remove the smaller of the side wires from Fuse F-203 (the other end of this wire is connected to Fuse F-201 rear). Connect this wire to Fuse F-204 rear. It will reach this terminal if pulled through cable sufficiently.
- () 2. Remove wire (EZ code F-202R) from F-203R and tape well.

() 3. Connect new wire (from Bundle #1701050) size #14, 34-1/2" length, between F-203R and TB201-7. Follow contour of cable and secure to cable where necessary.

() 4. Remove lower wire from TB202-3 and tape. Connect new wire (from Bundle #1701050) size #14, 11' length, to TB202-3 lower side. Run this wire through tunnel to the Sensing-Punching Unit and connect to TB24-1 in Power (5) Distribution Box. (5) PISCOWNERS WIRE FOUR fum Loused F2044 Adapter "A" - Figs. #8 and #12

- Adapter "A" Figs. #8 and #12 в.
- () 1. Remove cover screen below Program Test Panel.
- Loosen 2 top Regulator Chassis Phillip Mounting Screws and mount Adapter () 2. "A" (#1701053) behind flange of Chassis. Tighten screws.
- ()3. Remove wire from TB203-5 left side and splice to 4" extension wire connected to TB203A-7.
- () 4. Remove wire from TB203-3 and connect to TB203A-6.
- () 5. Connect orange wire, coming from Rectifier CR205 in Adapter "A" to TB203-3.
- () 6. Connect the 8" wire, connected to TB203A-8, to TB203-8 right side.
- () 7. Disconnect wire connected to Relay K205 terminal #8 (top normally open contact) and splice to 5" extension wire coming from TB203A-4.
- 8. Connect 11" extension wire coming from TB203A-5 to Relay K205 terminal 8. ()
- () 9. Connect upper end of red wire on Adapter "A" Cable to TB203-5.
- Run cable coming from Adapter "A" down between Timer and Regulator and to () 10. the left rear of the RCS Chassis. The shortest section goes out to the meter panel. The orange wire coming from TB203A-3, connects to TB206-5. The red wire, coming from TB203-5, connects to TB206-6. The remaining cable section is run down to the -165 Chassis and terminates on TB207. The green wire, coming from TB203A-1, connects to TB207-1. The yellow wire coming from TB203A-2 connects to TB207-3. Tape or tie cable to existing cables where necessary.
- () 11. Disconnect wire coded #227 connected to TB207-3 (inside); splice 5" extension wire to wire #227 and connect to TB207-1.
- () 12. Replace cover screen and check for adequate clearance between Adapter "A" and screen.

#### C. Adapter "B" - Fig. #9

- () 1. Mount Adapter "B" #1701054, with attached cable, in Power Supply Chassis under Choke L-22 by loosening Lower 1/4-20 mounting screws of L-22 and sliding Chassis <u>between</u> L-22 feed and the flat washers.
- () 2. Remove two terminal screws, on right side of TB110-5 and TB110-7, located opposite C1-220 and 1-115.
- () 3. Mount new Terminal Board TB110-A on these two terminals using the jumper strips provided. Replace the wires removed in step 2 on top of the strips.
- () 4. Remove wire coded #79 from TB110-6 (C2) and connect it to TB110A-2 (center terminal).
- () 5. Connect third wire of new cable (C2) to TB110-6 opposite wire coded #85.

D. Bottom Rear Cover - Fig. #13

- () 1. A section of the cover must be cut out, as shown in the Fig. #11, to provide power cable clearance.
- () 2. An 8" piece of insulation #6860-8-76310400 is inserted over the cut surface to protect the power cable.

#### Parts Ordering:

The C.V.T. and necessary parts are not available on the Standard Factory Parts Order. These items must be ordered through the Sales Department on the regular Sales Order. Electrical Contractor Instructions for the ELECTRONIC COMPUTERS UNIVAC 60&120 CONSTANT VOLTAGE TRANSFORMER

SECTION C

Remington Rand SPERRY RAND CORPORATION

315 FOURTH AVENUE

NEW YORK, N. Y.

#### ELECTRICAL CONTRACTOR INSTRUCTIONS

The C.V.T. section should be located as close to the Computer as is practical. This will insure minimum installation cost. The working area of four feet around the Computer should not be infringed upon by this section (see Fig. #17).

Generally speaking, the C.V.T. section should be located outside of air-conditioned spaces, and in close proximity to a window, exhaust fan, or air shaft. It may be mounted on the floor above or below that on which the Computer is located. Since the conditions change with each installation, it is necessary for the Electrical Wiring installation to be made by a local Electrical Contractor.

The C.V.T. is designed for operation on a Single or Three Phase System referred to in Fig. #14 as Systems I, II, III, IV and V. It is not designed for 50 cycle operation, although it can be used as in Systems VI if on 60 cycles.

Provision has been made for the C.V.T. section to be energized by a Magnetic Contactor, size 2, having a 230 volt AC coil. One side of the coil circuit is closed to the line by the circuit breaker on the front of the Sensing-Punching Section. This allows simple automatic control in normal machine operation sequence. Of course, the C.V.T. may be energized by a wall switch if desired for special reasons.

C.V.T. Specifications:

Output rating:	300	volt-amperes,	each section.	Total	9KVA.

Output voltage: 220 volts, single phase, each section.

(A) Input voltage: 240 volt primary with tap at 208 volts, each section.

Frequency: 60 cycles.

<u>Surge:</u> Load starting surge 25 amperes, each section. Additional random surge up to 75 amperes maximum for one half cycle.

Load power factor: 95% inductive, each section.

<u>Regulation:</u> Output  $\pm 1\%$  with input variations of 30% and load variations from 66 to 100%. No-load voltage and voltage at loads under 66% may be + or -5%. The input variations of 30% should be as close as possible to + or -15% of the input nominal. Correction must be made within two cycles.

<u>Harmonic content:</u> Not more than 3% total harmonic content from 66% load to full load for each section.

<u>Terminals:</u> Pressure - screw type, clearly marked "Primary", "Secondary", and tape voltages, to receive AWG #4 max.

Ambient: 40°C. Rise 60° maximum.

<u>Dimensions:</u> Height - 47 inches; Width - 24 inches; Length - 28 inches; Weight 1228 lbs.

<u>Heat Dissipation:</u> Variable, max. estimated 6800 BTU/HR.

# Sola C.V.T. Service Information for the ELECTRONIC COMPUTER UNIVAC 60&120 CONSTANT VOLTAGE TRANSFORMER

SECTION D

Remington Rand DIVISION OF SPERRY RAND CORPORATION

315 FOURTH AVENUE

NEW YORK, N. Y.

#### SAFETY NOTICE:

THIS EQUIPMENT EMPLOYS VOLTAGES WHICH ARE DANGEROUS AND MAY BE FATAL IF CONTACTED. EXTREME CAUTION SHOULD BE EXERCISED WHEN WORKING WITH THE C.V.T. DO NOT TOUCH ANY INTERNAL CONNECTIONS WHILE PRIMARY CIRCUIT IS ENERGIZED. OPERATING VOLTAGE AT CAPA-CITOR TERMINALS IS APPROXIMATELY 700 VOLTS. ALWAYS REMOVE POWER BEFORE ATTEMPTING ANY MAINTENANCE.

#### No Routine Maintenance Necessary:

Since the C.V.T. is a simple rugged device without moving parts or manual adjustments, no "Service" or "Maintenance" is needed in the ordinary sense; and the per cent of possible poor performance or failure is exceedingly low. In any case of apparent poor performances, the user is urged to check the following points immediately:

#### Check List of Factors Effecting Performance:

Checking with Voltmeters: All checks on the AC output voltage of the C.V.T. should be made with a Dynamometer type Voltmeter. A certain amount of harmonics in the output may cause other types (particularly Rectifier types) to give inaccurate readings; for instance: Some Vacuum Tube Voltmeters, Multi-Meters, etc., may read as much as 8% high on Sola RMS output of 115 volts.

1. <u>Probable Trouble</u> -- If the output voltage is too low and it has been established that the unit is not overloaded and that the load power factor is correct, either a defective Capacitor or Transformer Winding is indicated. A defective Capacitor is the most likely trouble. To check, proceed as follows:

De-energize the C.V.T. and remove the C.V.T. front cover as shown in Fig. #16. Disconnect the load and connect a 0-300 Volt AC Voltmeter across the output terminals. Re-energize the C.V.T. and check meter reading. If meter reads about 20 volts, a shorted Capacitor is indicated. If the meter reads a little below the normal value voltage, an open capacitor or a damaged transformer winding may be the cause of trouble.

2. <u>Capacitor Short Test</u> -- To determine which Capacitor is shorted, de-energize the C.V.T. and disconnect Capacitor C-1 by removing 1 terminal connection. Energize the C.V.T. and check the meter reading. If output voltage does not rise to approximately normal value, de-energize the C.V.T., re-connect C-1 and disconnect C-2. Continue with each succeeding Capacitor until voltage does rise to near the rated value.

REMEMBER TO DE-ENERGIZE EQUIPMENT BEFORE CONNECTING OR DIS-CONNECTING ANY CAPACI-TOR.

3. <u>Capacitor Open Test</u> -- To determine whether a Capacitor is open or a Transformer winding is damaged, a new Capacitor having approximately the same capacity and voltage rating must be connected in parallel with the existing Capacitors. If one Capacitor is open, adding a new Capacitor in parallel will bring the voltmeter reading to a normal value. If the meter reading does not return to approximately normal value, a damaged Transformer Winding is indicated. To determine which Capacitor is open, de-energize the C.V.T. and disconnect C-1. Energize the C.V.T. If reading of voltage meter drops somewhat below normal value, deenergize the C.V.T., re-connect C-1 and disconnect C-2. Continue with the other Capacitors until voltage reading of meter does not drop.

4. <u>Damaged Transformer Winding</u> -- If all checks indicate a damaged Transformer Winding, the C.V.T. must be returned to the factory for repair. If after two Capacitors have been replaced, a third Capacitor becomes defective, the entire unit should also be returned to the factory to be repaired. Since the total capacitance is matched to the coils, replacing more than 1 or 2 Capacitors with Capacitors of only approximate value may cause improper functioning of the Voltage Regulator.

## 5. Output Voltage Too High:

a. Load may be considerably less than normal.

- b. Load may have leading power factor.
- c. Line frequency high.

### 6. Output Voltage Too Low:

- a. Unit may be overloaded.
- b. Primary voltage below 190 volts.
- c. Line frequency low.
- d. Defective Transformer Winding.
- e. Defective Capacitor.

#### 7. No Output Voltage:

- a. Open terminal connection.
- b. Open Primary or Secondary Transformer Winding.

#### GUARANTEE

Sola Constant Voltage Transformers are guaranteed against failure due to faulty materials or workmanship for a period of one year from date of sale.

#### LIST OF SOLA ELECTRIC CO. REPRESENTATIVES

SOLA ELECTRIC CO. Plant & General Offices 4633 West 16th Street Chicago 50, Illinois

ATLANTA 5, Georgia James Millar Associates 1036 W. Peachtree St. NE BOSTON, Massachusetts Sola Electric Co. 272 Centre St. Newton 58, Massachusetts

BUFFALO 3, New York R.W. Mitscher 487 Ellicot Square Bldg. CHARLOTTE 2, North Carolina Ranson, Wallace & Co. 116-1/2 E. Fourth St.

CLEVELAND 15, Ohio Sola Electric Co. 1836 Euclid Avenue

DALLAS, Texas J. B. Stuart 4401 Caruth St.

DENVER 4, Colorado Slaybough & Thompson 100 W. 13th Avenue

KANSAS CITY 2, Missouri Sola Electric Co. 406 West 34th St.

LOS ANGELES 27, California Edward S. Sievers 1662 Hillhurst Avenue NEW YORK 35, New York Sola Electric Co. 103 E. 125 St.

PHILADELPHIA, Pennsylvania Sola Electric Co. Commercial Trust Building 15th & Market Streets

PITTSBURGH 18, Pennsylvania Burke Electrical Equipment Co. 416 Maple Avenue

PORTLAND 10, Oregon Marshall B. James 2941 NW Quimby St.

SAN FRANCISCO, California Joseph M. Smith 3625 South Grand Avenue Los Angeles 7, California

SEATTLE 4, Washington Northwestern Agencies 4130 First Avenue, South

# Changes Necessary When Removing the CONSTANT VOLTAGE TRANSFORMER

# ELECTRONIC COMPUTERS

UNIVAC 60 & 120

SECTION E

Remington Rand DIVISION OF SPERRY RAND CORPORATION ----

315 FOURTH AVENUE

NEW YORK, N. Y.

#### CHANGES NECESSARY WHEN REMOVING C.V.T.

General:

- 1. In the event a Computer having a Constant Voltage Transformer is re-shipped to an installation not requiring the Transformer, certain changes are necessary, but not all of the original changes.
- 2. The Calculating Section will operate with Adapters A and B, regardless of whether or not there is a regulator of any type on the input line.

They should not be removed once installed, for they tend to improve the reliability of the control relays concerned. In addition, there is a "C Line" filament failure check circuit incorporated which is of possible benefit.

#### Electronic Calculating Unit:

There are no changes to be made in this section.

#### Sensing-Punching Unit:

Changes in this section are confined to those which are absolutely necessary as follows:

### A. Power Distribution Box

- () 1. Wire coming from TB202-3 in Computer, now on TB24-1 (D-1), is disconnected and re-connected to TB24-3 (A-1).
- () 2. Wire coming from TB201-7 in Computer, now on TB24-2 (EZ coded 2), is disconnected and re-connected to TB24-4 (A-2).
- () 3. Wire coming from Fuse F-5 is disconnected from TB24-1 (D-1) and is re-connected to TB24-3 (A-1).
- () 4. Wire coming from Fuse F-6 is disconnected from TB24-2 (D-2) and is re-connected to TB24-4 (A-2).
- () 5. Remove Jumper between TB24-7 (C-1) and TB23-4 (ground). Retain this Jumper in machine for future use.
  - 6. Three of the four AWG #8 wires coming from the Punch Unit Circuit Breaker and TB14 are now connected in the normal manner for the Power System employed. If <u>Single Phase</u> System is employed, make connections as in (a) below. If Three Phase System is employed, make connections as in (b) below.
    - a. Single Phase Fig. #18
- () 1. Disconnect wire (EZ coded #5) from TB24-2 and re-connect to TB24-5.
- () 2. Disconnect wire (EZ coded #6) from TB24-1 and re-connect to TB24-6.
- () 3. Connect jumper wires between TB24-4 (A2), TB24-6 (B2), and TB24-8 (C2).

Wire EZ coded #1 remains on TB23-4 ground.

			<u>cc rhase</u> - rtg. #13
()		1.	Disconnect wire (EZ coded #5) from TB24-2 and re-connect to TB24-4 or 5.
()		2.	Disconnect wire (EZ coded #6) from TB24-1 and re-connect to TB24-6.
$\langle \rangle$		з.	Disconnect wire (EZ coded #2) from TB24-2 and re-connect to TB24-8.
		4.	Disconnect jumper wires between TB24-3 (A1), TB24-5 (B1) and TB24-7 (C1).
		5.	Connect jumper wire between TB24-3 (A1) and TB24-8 (C2).
()		6.	Connect jumper wire between TB24-4 (A2), and TB24-5 (B1).
()		7.	Connect jumper wire between TB24-6 (B2) and TB24-7 (C1).
			Wire EZ coded #1 remains on TB23-4 ground.
в.	Service	e En	trance Box

At the Service Entrance Box, the AWG #8 wires are terminated at Buchanan Block Terminals #9 (D1), #10 (D2), #1 (Ground) and #2 (D2C).

- 1. Terminal #9 (D1) becomes line A. (Red wire)
- 2. Terminal #10 (D2) becomes line B. (Black wire)
- 3. Terminal #2 (D2C) becomes line C, used in both three phase systems. (White wire)
- 4. Three Phase Circuit Breaker would, of course, be required as in standard Three Phase connection.
- 5. Terminals #3, #4, #5, #6, #7 and #8 are left as is, connected only to TB24 identical terminals.

Four wire power cable now may be connected using standard entrance bracket and clamp or going through opening in left side cover. It should enter Service Entrance Box through 1-1/4" hole in bottom by use of reducing washers, or may be passed through 1-1/4" right angle conduit clamp.

E-2





















SYSTEM I

SINGLE PHASE OPERATION OF THE COMPUTER ON A THREE PHASE SYSTEM OF 208 VOLTS, 4 WIRE, 60 CYCLES.

TWO WIRES OF THE FOUR WIRE SYSTEM ARE USED, WITH 208 VOLTS ACROSS THE OUTSIDE WIRES. THE REMAINING TWO PHASES ARE NOT USED. THE CENTER WIRE IS FOR VOLTAGE REGULATOR ONLY, IF USED.

EACH WIRE FOR THIS TYPE OF INSTALLATION MUST BE CAPABLE OF CARRYING 40 AMPERES OF CURRENT. FULL LOAD IS 38 AMPERES.

THE COMMON WIRE OF THIS SYSTEM IS GROUNDED.

# SYSTEM II

SINGLE PHASE OPERATION OF THE COMPUTER ON A SINGLE PHASE SYSTEM OF 230 VOLTS, 3 WIRE, 60 CYCLES.

TWO WIRES OF A THREE WIRE SYSTEM WITH 115 VOLTS FROM CENTER WIRE TO EACH OUTSIDE WIRE WITH 230 VOLTS ACROSS THE OUTSIDE WIRES, THE CENTER WIRE IS FOR VOLTAGE REGULATOR CONNECTION ONLY.

EACH WIRE USED IN THIS SYSTEM MUST BE CAPABLE OF CARRYING 40 AMPERES OF CURRENT COMPUTER CURRENT IS 36 AMPERES.

THE COMMON WIRE IS RETURNED TO THE SYSTEM GROUND.

SYSTEM III

SINGLE PHASE OPERATION ON A THREE PHASE SYSTEM OF 220 VOLTS, 3 WIRE, 60 CYCLE (DELTA SYSTEM).

TWO WIRES OF A THREE WIRE SYSTEM ARE USED, WITH 220 VOLTS ACROSS EACH PAIR. NO COMMON GROUND IS USED. WIRES MUST BE CAPABLE OF CARRYING 40 AMPERES OF-CURRENT. COMPUTER CURRENT IS 37 AMPERES.



220

220 \

•0

-220 V. •B



SYSTEM IV

THREE PHASE OPERATION OF THE COMPUTER FROM A THREE PHASE SYSTEM OF 120 VOLTS, 4 WIRE ,60 CYCLES.

THREE WIRES OF THE FOUR WIRES ARE USED, WITH 200 VOLTS ACROSS EACH PAIR OF WIRES, WIRES MUST BE CAPABLE OF CARPYING 30 AMPERES, COMPUTER CURRENT IS 21 AMPERES, PLUS, OR MINUS 2 AMPERES ON EACH LEG.

# SYSTEM V

THREE PHASE OPERATION OF THE COMPUTER ON A THREE PHASE SYSTEM OF 220 VOLTS, 3 WIRE, 60 CYCLE ( DELTA SYSTEM).

THREE WIRES OF A THREE WIRE SYSTEM ARE USED, WITH -220 VOLTS ACROSS EACH PAIR OF WIRES. WIRES MUST BE CAPABLE OF CARRYING 30 AMPERES. COMPUTER CURRENT IS 21 AMPERES, PLUS OR MINUS 2 AMPERES ON EACH LEG.



CONSTANT VOLTAGE TRANSFORMER INSTALLATION

PLATE 10



2004

2

• ^



220 220

1023

120 V

NOT USED

NOT USED





B



COMMON





.





# FOREWORD

In some customer installations, computers are expected to operate on 240 or 250 volts either single or three phase. Where this condition exists, high voltage conditions can be corrected through the use of the Buck Boost Transformer, <u>provided the line fluctua-</u> tion is within plus or minus 5%.

The Buck Boost Transformer is not to be used where the constant voltage transformer regulator is employed.

The complete installation instructions for the Buck Boost Transformer are explained in the following pages.

# PLATE DRAWING INDEX

FIGURE TITLE	FIG.	PLATE
Buck Boost Transformer Assembly	1	1
Power Distribution Box - Single Phase Connec	tion 2	2
Power Distribution Box - Three Phase Connect	ion 3	2
Buck Boost Transformer Connections - Single	Phase 4	3
Buck Boost Transformer Connections - Three P	hase 5	3 .
# ELECTRONIC COMPUTER

# UNIVAC 60 & 120

# BUCK BOOST TRANSFORMER

# CONTENTS

## Foreword

Plate Drawing Index

Installation Instructions		1 _ 2
	• • • • • • • • • • • •	T - 2
Application	• • • • • • • • • • • • •	1
Bucking		<b>1</b>
Boosting		1
Single or Three Phase		1
Description		1
Parts Ordering		2
Installation Instructions		2
Testing	• • • • • • • • • • •	3

Printed in U. S. A. 1957

# INSTALLATION INSTRUCTIONS for the ELECTRONIC COMPUTER UNIVAC 60 & 120 BUCK BOOST TRANSFORMER Remington Rand ON OF SPERRY RAND CORPORT 315 FOURTH AVENUE NEW YORK, N. Y.

### INSTALLATION INSTRUCTIONS

### Application:

Buck Boost Transformers are used to lower or raise the line voltage a given percentage below or above the nominal voltage. Although they change the voltage, they are not regulators and are not constant voltage transformers. They may be likened to step-down or filament transformers, which have one or more low voltage secondaries.

In some customer installations, machines are expected to operate on 240 or 250 volts, either Single or Three Phase power. This condition exists where a customer is close to a sub-station or where new power distribution lines are installed to replace older obsolete systems.

These high voltage conditions can be corrected through the use of Buck Boost Transformers. In such cases, variations of the line must be measured and if found to have a variation of not more than plus or minus 4% from a listed nominal, then this method of correction may be employed.

### Bucking:

In addition to the Univac 60 and 120 nominals of 208, 220 and 230 volts, we can take advantage of the 4 volt adjustment windings (which in themselves are Buck Boost Windings) and operate the Computer on 204, 212, 216, 224, 226 and 234 volts. The use of these taps in conjunction with the Buck Boost Transformers now allows adjustments to 235, 240, 245, 250 and 255 volts. We now have a range of nominal input volts from 208 to 255 volts.

### Boosting:

This unit could also be used to boost low voltages by the same percentages as bucking. This is not generally recommended because low voltage conditions are associated with high power line drops, which result in poor (outside of specifications) voltages. In such cases, regulation is required.

### Single or Three Phase

The Transformer Assembly may be used for single phase <u>or</u> three phase operation of the Computer on 50 or 60 cycle power. <u>IT SHOULD NOT BE USED IN CONJUNCTION WITH</u> <u>CONSTANT VOLTAGE TRANSFORMERS.</u>

### Description:

The Buck Boost Transformer Assembly consists of three transformers fastened to a mounting plate. Each has its own terminal box for connections. The center box is connected by a cable to the Power Distribution Box, into which the Calculating Section power lines are connected to the Sensing-Punching Unit.

The assembly is fastened across the rear of the Sensing-Punching Base Casting, underneath the Receiving Pockets. There are no holes to drill.

Since the location of the Transformers interferes with the mounting of skids during shipment, it must be mounted after the skids are removed by the Maintenance Department.

### Parts Ordering:

The Buck Boost Transformer and necessary parts are not available on the standard factory parts order. These items must be ordered through the Sales Department on the regular sales order.

### INSTALLATION INSTRUCTIONS

() Check each step when completed:

### Figure #1

- () 1. Turn off all power to the machine or remove plug from power source.
- () 2. Remove lower right side and lower left side covers.
- () 3. Remove two lower-left cover supports.
- () 4. Open Service Entrance Box and disconnect 4 power leads.
- () 5. Remove flexible conduit from bottom of Service Entrance Box.
- () 6. Remove straight conduit fitting and replace with 90<sup>°</sup> right angle fitting #1660172.
- () 7. Reconnect the four leads, in the Service Entrance Box, as they were and tape properly.
- () 8. Mount Transformer Assembly #1800171 on base as shown in Figure #1 using longer screws #402528.
  - NOTE: Transformer mounting plate must be placed underneath angle bracket to prevent interference of screws above. Loosen screws and drop vertical Unistrut members down to base casting to prevent interference with the Receiving Pocket door.

### Figures #2 & #3

- () 9. On right side of machine open proper size knockout slug in Power Distribution Box. Use care to remove only the smaller slug.
- () 10. Install cable coming from Transformer Assembly as shown in Figure #2 & #3.
- () 11. a. For Single Phase operation, connect leads in Power Distribution Box as shown in Figure #2.
  - b. For <u>Three Phase</u> operation, connect leads in Power Distribution Box as shown in Figure #3.
- () 12. a. For <u>Single Phase</u> connections of the Buck Boost Transformer connection Boxes, refer to Figure #4.
  - b. For Three Phase Connections of the Buck Boost Transformer Connection Boxes, refer to Figure #5.

NOTE: One lead, #12, is used only in Single Phase connections. This lead will be found in one of the Buck Boost Transformer Connection Boxes.

# Testing

- () 13. Turn power on and operate circuit breaker to the "ON" position. Check for correct voltages on TB24. TB24 terminals 3 and 4 are the "A" line; 5 and 6 the "B" line; and 7 and 8 the "C" line. Each pair should now have similar voltages to the others. This may drop slightly due to line impedence when the computer is on.
- () 14. Depress Computer "ON" button and allow Computer to "Crank Up". With DC "ON" and Punch Motor "ON", check voltages again. When the voltages are correct, make necessary adjustments to the Filament and Plate Transformers to achieve correct filament and D.C. voltages.





